

8		7		6		5		4		3		2		1	
SCHEM,MLB_BAFFIN2												REV	ECN	DESCRIPTION OF REVISION	CK APPD / DATE
												10	0006898975	ENGINEERING RELEASED	2016-10-30
LAST CHANGE: 2016-10-30 PROTO1A : PRELIMINARY TEST												SYNC		DATE	
PAGE CSA CONTENTS															
1 1 MLB_BAFFIN												61 65 AUDIO Speaker Amps & Conn		X363_AUDIO 01/25/2016	
2 2 BOM Configuration												62 66 AUDIO JACK CONNECTOR		J80_MLB 11/06/2015	
3 3 BOM Configuration												63 69 DC-In & Battery Connectors		J80_MLB 11/06/2015	
4 4 PD Parts												64 70 PBUS Supply & Battery Charger		J80_MLB 11/06/2015	
5 5 CPU DMI/PEG/FDI/RSVD												65 71 CORE & SA IMVP IC		J80_OTTUMAN_MLB_BAFFIN 12/10/2015	
6 6 CPU Clock/Misc/JTAG/CFG												66 72 CORE IMVP POWER BLOCK		J80_OTTIDMAN_MLB_BAFFIN 09/03/2015	
7 7 CPU DDR3 Interfaces												67 73 SA IMVP IC		J80_OTTIDMAN_MLB_BAFFIN 11/18/2015	
8 8 CPU Power												68 74 GT & GTX IMVP POWER BLOCK		J80_OTTIDMAN_MLB_BAFFIN 09/03/2015	
9 9 CPU Ground												69 76 Power - 5V 3.3V Supply		J80_OTTIDMAN_MLB_BAFFIN 12/09/2015	
10 10 CPU Decoupling 1 [10]												70 78 PMIC-1 & Power Control		J80_MLB 12/08/2015	
11 11 CPU Decoupling 2 [11]												71 79 PMIC-1 1.2V 0.6V VCCIO		J80_MLB 11/06/2015	
12 12 PCH RTC/HDA/JTAG/SATA/CLK												72 80 PMIC-1 1V 1.8V VCCPCH		X363_ZIFENGSHEN 04/14/2016	
13 13 PCH DMI/FDI/PM/GFX/PCI												73 81 PMIC-1 Aliases & TPs		J80_SILUCHEN_MLB_BAFFIN 12/08/2015	
14 14 PCH PCI-E/USB												74 82 Power FETs		J80_SAKKOC_MLB_BAFFIN 12/11/2015	
15 15 PCH GPIO/MISC/NCTF												75 84 LCD Backlight Driver		J80_OTTIDMAN_MLB_BAFFIN 12/03/2015	
16 16 PCH Power												76 85 eDP Display Connector		J80_ZIFENGSHEN_MLB_BAFFIN 12/03/2015	
17 17 PCH DECOUPLING												77 86 POLARIS_CONTROLLER		X363_JISAMUELS 04/01/2016	
18 18 CPU/PCH Merged XDP												78 87 POLARIS POWER		X363_JISAMUELS 05/18/2016	
19 19 Chipset Support 1												79 88 POLARIS GND		X363_JISAMUELS 04/01/2016	
20 20 Chipset Support 2												80 89 Connector		X363_JISAMUELS 04/01/2016	
21 22 LPDDR3 VREF MARGINING												81 90 TEMP SENSORS		J80_MLB 11/06/2015	
22 23 LPDDR3 DRAM Channel A (0-31)												82 91 NAND 1/2		X363_JISAMUELS 08/09/2016	
23 24 LPDDR3 DRAM Channel A (32-63)												83 92 NAND 2/2		X363_JISAMUELS 08/09/2016	
24 25 LPDDR3 DRAM Channel B (0-31)												84 93 POLARIS PMIC		X363_JISAMUELS 08/09/2016	
25 26 LPDDR3 DRAM Channel B (32-63)												85 94 SSD NAND VR		X363_JISAMUELS 04/01/2016	
26 27 LPDDR3 DRAM Termination												86 95 SSD SUPPORT		X363_ZIFENGSHEN 04/15/2016	
27 28 USB-C HIGH SPEED 1												87 96 Lifeboat		X363_BBABADI 01/20/2016	
28 29 USB-C HIGH SPEED 2												88 97 Constraints		Constraints 05/18/2016	
29 30 USB-C Support												89 98 eDP Mux		dpmux 08/22/2015	
30 31 USB-C PORT CONTROLLER A												90 99 GPU PCC		X363_SEAN 01/27/2016	
31 32 USB-C PORT CONTROLLER B												91 100 BAFFIN PCI-E		X363_SEAN 01/27/2016	
32 33 USB-C CONNECTOR A												92 101 Baffin CORE/FB POWER		X363_SEAN 02/01/2016	
33 34 USB-C CONNECTOR B												93 102 Baffin FRAME BUFFER I/F		J80_SEAN 04/29/2015	
34 35 TBT 5V REGULATOR												94 103 Baffin 1V05 GPU / 1V35 FB Power Supply		J80_OTTIDMAN_MLB_BAFFIN 12/08/2015	
35 37 WIFI/BT: MODULE 1												95 104 GDDR5 Frame Buffer A		J80_SEAN 04/29/2015	
36 38 WIFI/BT: MODULE 2												96 105 GDDR5 Frame Buffer B		J80_SEAN 04/29/2015	
37 39 Camera/DFR 1												97 106 GFX IMVP VCore Regulator [106]		J80_OTTIDMAN_MLB_BAFFIN 12/08/2015	
38 40 Camera/DFR 2												98 107 Baffin GPIOs,CLK & Straps		X363_SEAN 01/28/2016	
39 41 Camera/DFR 3												99 108 Baffin DP/GPIO		X363_SEAN 01/27/2016	
40 42 Berkelium - 1												100 109 Baffin VSS & MISC		X363_SEAN 01/27/2016	
41 43 Berkelium - 2												101 110 USB-C HIGH SPEED 1		J80_MLB 11/06/2015	
42 44 T208 Support												102 111 USB-C HIGH SPEED 2		J80_MLB 11/06/2015	
43 45 Connectors&ESD												103 112 USB-C Support		J80_AGGTFT1_MLB_BAFFIN 12/07/2015	
44 47 External A USB3 Connector												104 113 USB-C PORT CONTROLLER A		J80_MLB 11/06/2015	
45 49 MESA												105 114 USB-C PORT CONTROLLER B		J80_MLB 11/06/2015	
46 50 SMC												106 115 USB-C CONNECTOR A		X362_MLB 03/30/2016	
47 51 SMC Shared Support												107 116 USB-C CONNECTOR B		X362_MLB 03/29/2016	
48 52 SMC Project Support												108 117 TBT 5V REGULATOR		J80_ZIFENGSHEN_MLB_BAFFIN 12/04/2015	
49 53 SMBus Connections												109 120 Power Aliases - 1		J80_MLB 08/16/2015	
50 54 Power Sensors: High Side												110 121 Power Aliases - 2		X363_SAKKOC 01/14/2016	
51 55 Power Sensors: Load Side												111 122 Signal Aliases		X363_SAKKOC 01/13/2016	
52 56 Power Sensors: Extended												112 123 Memory Bit/Byte Swizzle		J80_MLB 11/06/2015	
53 57 Power Sensors: Extended 2												113 124 ICT & FCT 1		X363_SAKKOC 04/14/2016	
54 58 Thermal Sensors												114 125 ICT & FCT 2		J80_BBABADI_MLB_BAFFIN 12/10/2015	
55 59 Sensor Extended 3												115 126 NC & No Test		X363_BBABADI 01/26/2016	
56 60 Fans												116 127 Desense Caps		X363_ZIFENGSHEN 04/15/2016	
57 61 SPI Debug Connector												117 128 Desense Caps		DESENSE 05/18/2016	
58 62 HDA Bridge												118 130 Project Specific Constraints		X363_ZIFENGSHEN 06/02/2016	
59 63 AUDIO JACK CODEC												119 141 639 BOM Configuration		J80_MLB 07/23/2015	
60 64 AUDIO Speaker Amps & Conn												120 142 639 BOM Configuration 2		J80_MLB 07/23/2015	
DRAWING												DRAWING TITLE			
TITLE=MLB_BAFFIN2 ABBREV=ABBREV												SCHEM,MLB-BAFFIN2			
Schematic / PCB #'s												DRAWING NUMBER 051-00789 REVISION PROTO1A BRANCH dvt-fab10 PAGE 1 OF 145 SHEET 1 OF 121			
PART NUMBER QTY DESCRIPTION REFERENCE DES CRITICAL BOM OPTION												051-00789 1 SCHEM,MLB-BAFFIN2 SCH CRITICAL			
820-00928 1 PCB,MLB-BAFFIN2 PCB CRITICAL															
8		7		6		5		4		3		2		1	

8		7		6		5		4		3		2		1	
BOM Variants															
BOM NUMBER		BOM NAME				BOM OPTIONS									
685-00123		COMMON PARTS,MLB-BAFFIN2				BAFFIN2_COMMON									
985-00137		DEV,MLB-BAFFIN2				BAFFIN2_DEVEL:PROTO1A									
985-00264		DEV,MLB-BAFFIN2, PROTO1A				BAFFIN2_DEVEL:PROTO1A									
GPU Options															
BOM GROUP		BOM OPTIONS													
2GB_MC_BAFFIN		FB_2GB_MICRON,VRAM:GRP1													
2GB_HY_BAFFIN		FB_2GB_HYNIX,VRAM:GRP1													
2GB_SM_BAFFIN		FB_2GB_SAMSUNG,VRAM:GRP2													
4GB_SM_BAFFIN		FB_4GB_SAMSUNG,VRAM:GRP1													
4GB_MC_BAFFIN		FB_4GB_MICRON,VRAM:GRP1													
FB VDRAM Parts															
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION										
333S00044	4	1C,GDDR5,4Gb,7Gbps,1.5V,25NM,A,170 BGA	UA400,UA450,UA500,UA550	CRITICAL	FB_2GB_MICRON										
333S00043	4	1C,GDDR5,4Gb,7Gbps,1.5V,25NM,A,170 BGA	UA400,UA450,UA500,UA550	CRITICAL	FB_2GB_HYNIX										
333S00078	4	1C,GDDR5,8Gb,7Gbps,1.5V,25NM,B,170 BGA	UA400,UA450,UA500,UA550	CRITICAL	FB_2GB_SAMSUNG										
333S00074	4	1C,GDDR5,8Gb,7Gbps,1.5V,25NM,B,170 BGA	UA400,UA450,UA500,UA550	CRITICAL	FB_4GB_SAMSUNG										
333S00075	4	1C,GDDR5,8Gb,7Gbps,1.5V,25NM,A,170 BGA	UA400,UA450,UA500,UA550	CRITICAL	FB_4GB_MICRON										
Sub-BOM DIPLEXER															
BOM NUMBER		BOM NAME				BOM OPTIONS									
685-00085		DIPLEXERS,MURATA,X363G				DIPLEXER:MURATA									
BAFFIN2 BOM Groups															
BOM GROUP		BOM OPTIONS													
BAFFIN2_COMMON		ALTERNATE,COMMON,BAFFIN2_COMMON1,BAFFIN2_COMMON2,BAFFIN2_COMMON3,BAFFIN2_COMMON4,BAFFIN2_PROGPARTS													
BAFFIN2_COMMON1		SOC:HYNIX,SE:PROD,SKIP_5V3V3:AUDIBLE,DIPLEXER:MURATA,T208_PROG:REV5,BOARD_ID:17,VCHDA:S0													
BAFFIN2_COMMON2		XDP:YES,SAMCONN,SOC_BOOT:SPT,DEMUX_XTAL:NO,GPUCLK:OSC,BAFFIN,AP_TEMP,VCCPLLLOC:S3,WIFI_SAK:NO													
BAFFIN2_COMMON3		CPUTHRM:ALRT,TBTHRM:ALRT,LOADRC:NO,OTHERRC:YES,DDRRC:YES,TBTRC:YES,TPADRC:YES,LID_FEATURE_ON													
BAFFIN2_COMMON4		EDP:YES,CPUPEG:X8X4X4,TBTHRM_SNS,GPUTHRM_SNS,S3_STATE:YES,GPU_ROM:YES,SVID_PU:CORE													
BAFFIN2_PROGPARTS		BOOTROM_PROG:DVT,BT_PROG:DVT,WIFI_PROG:DVT,UPCROM_PROG:DVT,SMC_PROG:PVT,DEMUXMCU:PROG,PCC:NO													
BAFFIN2_DEVEL:ENG		ALTERNATE,ENGISNS,DBGLEDD,XDP_CONN,USBC_DBG,DBG_BTN,DBG_FAN,DBG_XTAL,DEMUX_DEBUG,WIFI_DBG,SSD_DEBUG,GPUROM:BLANK,PCC:YES													
BAFFIN2_DEVEL:DVT		ALTERNATE,ENGISNS,DBGLEDD,XDP_CONN,USBC_DBG,DBG_BTN,DBG_FAN,DBG_XTAL,DEMUX_DEBUG,WIFI_DBG,SSD_DEBUG													
BAFFIN2_DEVEL:PVT		ALTERNATE,XDP_CONN,USBC_DBG													
ENGISNS		TBTISNS,LOADISNS,TPADISNS,DDRISNS,OTHERISNS													
Module Parts															
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION										
337S00248	1	CPU,KBL,SR32Q,R1,PRQ,4/2,2.8,BGA1440	U0500	CRITICAL	CPU_KBL:2.8										
337S00249	1	CPU,KBL,SR32N,R1,PRQ,4/2,2.9,BGA1440	U0500	CRITICAL	CPU_KBL:2.9										
337S00250	1	CPU,KBL,SR32L,R1,PRQ,4/2,3.1,BGA1440	U0500	CRITICAL	CPU_KBL:3.1										
998-04701	1	INTERPOSER,INTEL,BGA1440,MM940989	U0500	CRITICAL	CPU_KBL:SOCKET										
337S00258	1	IC,SKL PCH-H,SFF,SR2NH,PRQ,D1,BGA939	U1100	CRITICAL											
353S00961	4	IC,CD3215,ACE,C0,USB PWR SW,BLANK,BGA96	U3100,U3200,UB300,UB400	CRITICAL											
338S00254	2	IC,TBT,ALPINE RIDGE DP,QTSS,QS,C1,BGA337	U2800,UB000	CRITICAL											
353S01016	1	IC,ISL9239H12,PMU,TUBA,WCSP40,2,1X3.3MM	U7000	CRITICAL											
338S00221	1	IC,PMU,P650839,TX7MM,BGA168	U7800	CRITICAL											
338S00142	1	IC,CODEC,CLIFDEN,C842L83A,B0,MICSP49	U6300	CRITICAL											
337S00330	1	IC,GPU,BAFFIN,ULA,A1,PS,BGA769	UA000	CRITICAL	BAFFIN_ULA										
337S00331	1	IC,GPU,BAFFIN,PROA,A1,PS,BGA769	UA000	CRITICAL	BAFFIN_PROA										
337S00332	1	IC,GPU,BAFFIN,LEA,A1,PS,BGA769	UA000	CRITICAL	BAFFIN_LEA										
998-04866	1	INTERPOSER,AMD,C989,BGA769,VDDCI/MVDD	UA000	CRITICAL	STARDUST:VDDCI_MVDD										
998-04867	1	INTERPOSER,AMD,C988,BGA769,VDDC	UA000	CRITICAL	STARDUST:VDDC										
677-04532	2	SUBASSY (TAR) PCB,A,AMB,INTERPOSER,BAF2	J5250,J5260	CRITICAL											
Development/Base BOMs															
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION										
685-00076	1	COMMON PARTS,MLB-BAF2	BASE	CRITICAL	BASE_BOM										
985-00126	1	DEV,MLB-BAF2	DEVEL	CRITICAL	DEVEL_BOM										
WIFI/BT Diplexers															
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION										
155S0979	3	FLTR,DIPLEXER,2.45/5.54GHZ,9805	U3810,U3820,U3830	CRITICAL	DIPLEXER:MURATA										
Strategic Silicon															
PART#	STRATEGIC VALUE	COMMENT													
337S00227	08	CPU													
337S00228	08	CPU													
337S00229	08	CPU													
333S00050	07	MAIN MEMORY													
333S00070	07	MAIN MEMORY													
335S00149	02	SSD NAND													
335S00204	02	SSD NAND													
335S00205	02	SSD NAND													
335S00219	02	SSD NAND													
339S00154	02	SSD CONTROLLER													
339S00155	02	SSD CONTROLLER													
338S00166	02	SSD PMIC													
337S00225	08	GPU													
337S00285	08	GPU													
337S00286	08	GPU													
333S00044	07	VIDEO MEMORY													
333S00043	07	VIDEO MEMORY													
333S00078	07	VIDEO MEMORY													
333S00074	07	VIDEO MEMORY													
333S00075	07	VIDEO MEMORY													
343S00135	10	T208													
343S00136	10	T208													
343S00137	10	T208													
338S00138	10	T208													
338S00193	09	BERKELIUM													
353S3978	02	MOJAVE													
338S00097	02	SECURE ELEMENT													
338S00254	08	ALPINE RIDGE													
353S00961	09	ACE													
338S00142	09	CLIFDEN													
353S00604	07	AUDIO AMP													
353S4316	08	BAYSIDE													
338S00221	08	BANJO													
353S00853	09	TUBA													
339S00056	05	ICEBOCK													
359S00006	08	GREEN CLOCK													
353S00795	09	DEBUG MIX													
BOM Configuration															
SYNC_MASTER=J80_MLB SYNC_DATE=07/07/2015															
PAGE TITLE															
BOM Configuration															
Apple Inc.												DRAWING NUMBER		SIZE	
												051-00789		D	
												REVISION		PROTO1A	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED												BRANCH		dvt-fab10	
												PAGE		2 OF 145	
												SHEET		2 OF 121	

	8	7	6	5	4	3	2	1	
D	Programmable Parts								
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION			
	338S1231	1	IC,SMC12,40MHZ/50MHPS MCU,7X7,1688GA	U5000	CRITICAL	SMC_PROG:BLANK	Blank		
	341S00701	1	IC,SMC-B1,EXT (V2.37P7) PROTO1A,BAFFIN2	U5000	CRITICAL	SMC_PROG:PVT	TI		
	335S00013	1	IC,SPI SERIAL FLASH,64M BITS,3V,RP 800C,QB=1	U6100	CRITICAL	BOOTROM_PROG:BLANK	Blank		
	341S00699	1	IC,EFI ROM (V0193), PROTO1A,BAFFIN2	U6100	CRITICAL	BOOTROM_PROG:DVT	Macronix/Winbond		
	353S00926	2	IC,CD3215,ACE,B03,BLANK,BGA96	U2890,UB090	CRITICAL	UPCROM_PROG:BLANK	Blank		
	341S00707	1	T29,AR1 (V10.5) PROTO1A,BAFFIN2	U2890	CRITICAL	UPCROM_PROG:DVT	Winbond		
	341S00708	1	T29,AR2 (V10.5) PROTO1A,BAFFIN2	UB090	CRITICAL	UPCROM_PROG:DVT	Winbond		
	335S00024	1	IC,SERIAL-FLASH,2MBIT,4V,8-USON,2x3x,6MM	U3750	CRITICAL	BT_PROG:BLANK	Blank		
	341S00695	1	IC,BT ROM (V28), PROTO1A, BAFFIN/BAFFIN2	U3750	CRITICAL	BT_PROG:DVT	Macronix/Winbond		
	341S00709	1	WIFI ROM (P107) DVT,NEW,MM1,BAFFIN/BAFFIN2	U3710	CRITICAL	WIFI_PROG:DVT	Rohm/On Semi		
	341S3565	1	IC, EDP MUX-95C, (RENESAS) V3.2.8,DVB,D2	U9800	CRITICAL	DEMUXMCU:PROG			
	335S0724	1	IC,1Mbit SERIAL FLASH 2X3X0.6MM UFDFFN8 PKG	UA701	CRITICAL	GPUROM:BLANK	Blank		
						</			

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
051-00789

REVISION  
PROTO1A

BRANCH  
dvt-fab10


PAGE  
3 OF 145

SHEET  
3 OF 121


SIZE  
D

BOM Configuration


Pogo Pins




SMT Bosses




Rubber Mount Standoffs



Shield Can TH




Shield Can Fence




Shield Can Omit Table



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-08023	1	SHIELD,FENCE,DRAM,X378	SH0400	CRITICAL	
806-08019	1	SHIELD,FENCE,ALPINE RIDGE,RIGHT,X378	SH0410	CRITICAL	
806-08021	1	SHIELD,FENCE,ALPINE RIDGE,LEFT,X378	SH0420	CRITICAL	
806-07918	1	SHIELD,NAND,TOP,ALT,X363	SH0440	CRITICAL	
806-07917	1	SHIELD,NAND,BOTTOM,ALT,X363	SH0450	CRITICAL	
806-08024	1	SHIELD,DIPLEX,EG,X378	SH0460	CRITICAL	
806-08026	1	FENCE,VRAM,EG,X378	SH0470	CRITICAL	


SYNC_MASTER=J80_MLB		SYNC_DATE=11/16/2015	
PAGE TITLE			
PD Parts			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-00789	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT  III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	PROT01A
		BRANCH	dvt-fab10
		PAGE	4 OF 145
		SHEET	4 OF 121

BOM\_COST\_GROUP=MECHANICALS












CPU VCORE Decoupling

Intel recommendation: 5x 220uF ESR 5m ohms ESL 1.9nH each,4x 47uF 0805 8x22uF 0603, 28x 10uF 0402, 3x 10uF 0402, 69x 1uF 0201  
Apple Implementation:

Vcc CPU Core Decoupling from 20140905 BOM

Board Edge: 2x 220uF, 4x 47uF rest on the back side




CPU VDDQ Decoupling

Intel recommendation: 10x 10uF 0402, 4x 22uF 0602  
Apple Implementation:

CPU VCCIO Decoupling


Intel recommendation: 3x 10uF 0402 (opposite CPU)  
Apple Implementation:

Place near U0580 on bottom side of U0500



NOTE: Intel decoupling recommendations from CBR schematics for Skylake H doc#557227 and PDG section 48.1 (document# 546884)


BOM\_COST\_GROUP=CPU & CHIPSET


PAGE TITLE		
CPU Decoupling 1 [10]		
 Apple Inc.	DRAWING NUMBER	051-00789
	REVISION	PROTO1A
	BRANCH	dvt-fab10
	PAGE	10 OF 145
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 10 OF 121





Board Edge: 4x220uF, 7x 47uF rest on back side




PAGE TITLE		CPU Decoupling 2 [11]		FORM NO. 100-108 (Rev. 10-6-64)	
	Apple Inc.	DRAWING NUMBER	051-00789		SIZE
		REVISION	PROTO1A		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		dvt-fab10			
		PAGE	11 OF 145		
		SHEET	11 OF 121		

















PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	3	RES,MF,1A MAX,0OHM,5K,0603	L1700,L1701,L1702		


PAGE TITLE		DRAWING NUMBER		SIZE
PCH DECOUPLING		051-00789		D
 Apple Inc.		REVISION		
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I) NOT TO REPRODUCE OR COPY IT I) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I) ALL RIGHTS RESERVED		PROT01A		
		BRANCH		
		dvt-fab10		
		PAGE		
		17 OF 145		
		SHEET		
		17 OF 121		



System 32kHz / 12MHz / 24MHz Clock Generator




PCH ME Disable Strap





PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. \*\*\*\*\* Circuit does not support HDA voltage >3.3V.

PCIe Wake Muxing



PAGE TITLE			
Chipset Support 1			
	DRAWING NUMBER	051-00789	SIZE D
	REVISION	PROTO1A	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt-fab10
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE KOSICE AGREES TO THE FOLLOWING:		PAGE	19 OF 145
I TO MAINTAIN THIS SLOVAKIA IN CONFIDENCE		SHEET	19 OF 121
II NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






## D

D


## D


DCBA


LPDDR3 CHANNEL B (0-31)



LPDDR3 CHANNEL B (32-63)








DRAWING		LAST_MODIFIED=Wed Aug 24 09:57:49 2016	
SYNC_MASTER=780_MLB		SYNC_DATE=11/06/2015	
PAGE TITLE		USB-C HIGH SPEED 1	
		DRAWING NUMBER	051-00789
		REVISION	PROTO1A
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab10
		PAGE	28 OF 145
		SHEET	27 OF 121


BOM\_COST\_GROUP=TBT





## D




PAGE TITLE		1700-000000-00000000		1700-000000-00000000	
USB-C PORT CONTROLLER A					
 Apple Inc.		DRAWING NUMBER		SIZE	
		051-00789		D	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		PROTOLA	
		BRANCH		dvt-fab10	
		PAGE		31 OF 145	
		SHEET		30 OF 121	


A

A

## SECONDARY ACE USB-C PORT CONTROLLER (UPC)




BOM\_COST\_GROUP=USB-C

EPC_DRAWING=REV_MLB PAGE TITLE		SYNC_DATE=11/09/2013	
USB-C PORT CONTROLLER B			
 Apple Inc.		DRAWING NUMBER 051-00789	SIZE D
		REVISION PROT01A	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH dvt-fab10  PAGE 32 OF 145  SHEET 31 OF 121	









D

C

B

A

D

C

B

A

WIFI/BT: MODULE 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE TITLE

DRAWING NUMBER051-00789

REVISION

BRANCH

PAGE

SHEET

SIZE

D


PROTO1A

dvt-fab10


37 OF 145

35 OF 121


BOM\_COST\_GROUP=WIRELESS




Delay = 130ms +/- 20%




## CORE0 DIPLEXER AND MATCHING




## CORE1 DIPLEXER AND MATCHING



## CORE2 DIPLEXER AND MATCHING




SYMC_MASTER=J80_MLB		SYMC_DATE=11/06/2015	
PAGE TITLE			
WIFI/BT: MODULE 2			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00789		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		REVISION	
		PROTOLA  BRANCH dvt-fab10	
		PAGE	38 OF 145
		SHEET	36 OF 121


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S00136	1	IC,M8+512MB 20NM DDR,A12,S,CK,BGA700	U3900	CRITICAL	SOC:HYNIX


T208


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S00147	1	IC,RTM2,DEV,PN549A1,P61D0	U3905	CRITICAL	SE:DEV
338S00097	1	IC,RTM2,MP,PN549A1,P61D0	U3905	CRITICAL	SE:PROD




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S00203	1	IC,FLASH,SERIAL,SPI,4MX8,4X390M,DPN8	U3906		

PAGE TITLE		Camera/DFR 1	
	Apple Inc.	DRAWING NUMBER	051-00789
		REVISION	1
<p><b>NOTICE OF PROPRIETARY PROPERTY:</b></p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>I TO NOT REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>		PROTO1A	
		BRANCH	
		dvt-fab10	
		PAGE	
		39 OF 145	
		SHEET	
		37 OF 121	





PAGE TITLE			
Camera/DFR 2			
 Apple Inc.		DRAWING NUMBER	051-00789
		REVISION	PROTO1A
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab10
		PAGE	40 OF 145
		SHEET	38 OF 121



Berkelium


FB for Bucks



PAGE TITLE			
Berkelium - 1			
 Apple Inc.	DRAWING NUMBER	051-00789	SIZE D
	REVISION	PROTO1A	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-fab10	
	PAGE	42 OF 145	
	SHEET	40 OF 121	



BOM\_COST\_GROUP=T151


## Berkelium - 2



We can remove R4304 this once we verify grounding is ok


## Signal Aliases




PAGE TITLE			
Berkelium - 2			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00789		D
	REVISION		
	PROTO1A		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		dvt-fab10	
PAGE		43 OF 145	
SHEET		41 OF 121	

BOM\_COST\_GROUP=T151

# T208 Support




SWD DEBUG MUX




T208 I2C Mapping


Bus	Device	7-bit Address	8-bit Address	
			Read	Write
AP0	PMU	0011110 (0x3C)	0x79	0x78
AP1	Touch EEPROM	1010000 (0x50)	0xA1	0xA0
AP2_0	Tesla	1010100 (0x4C)	0x99	0x98
AOP0	Mesa EEPROM	101000x (0x50/0x51)	0xA1/A3	0xA0/A2
AOP1	ALS	0111001 (0x39)	0x73	0x72
SEP	M34128 EEPROM	1010001 (0x51)	0xA3	0xA2

SPI TERM




T208 LEVEL SHIFTING




PAGE TITLE	
T208 Support	
 Apple Inc.	DRAWING NUMBER 051-00789
REVISION PROTO1A	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH dvt-fab10
PAGE 44 OF 145	SHEET 42 OF 121

BOM\_COST\_GROUP=T151




KBD CONNECTOR



TPAD CONNECTOR



TRACKPAD ISOLATION GATES/FET



PAGE TITLE			
Connectors&ESD			
	DRAWING NUMBER	051-00789	SIZE
	REVISION	PROTO1A	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab10
		PAGE	45 OF 145
		SHEET	43 OF 121

BOM\_COST\_GROUP=KEYBOARD

8								7								6								5								4								3								2								1																							
D																																																																D															
C																																																																								C							
B																																																																								B							
A																																																																								A							
8								7								6								5								4								3								2								1																							

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-00789

REVISION

PROTO1A

BRANCH

dvt-fab10

PAGE

47 OF 145

SHEET

44 OF 121

External A USB3 Connector

051-00789

D

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

051-00789

PROTO1A

dvt-fab10

47 OF 145

44 OF 121


BOM\_COST\_GROUP=DEBUG

ETNC\_DRAWING=H0\_M01

ETNC\_DRAWING=H0\_M01

PAGE TITLE

External A USB3 Connector

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-00789

SIZE

D

REVISION

PROTO1A

BRANCH

dvt-fab10

PAGE

47 OF 145

SHEET

44 OF 121

BOM\_COST\_GROUP=DEBUG

D

C

B

A

D


C

B

A


ISOLATE FROM OTHER COMPONENTS/NETS AS MUCH AS POSSIBLE

MOJAVE 16V BOOST








3.0V MESA

Option to feed LDO from 5V in case of dropout issue




1.8V MESA




MESA FLEX CONNECTOR

Protol Connector for X434/X435 Support  
PLUG (516S00115) - X434/ X435 Jumper  
Recptacle (516S00203) - X362/X363 MLB



Mesa Power Sequencing Requirements

Power On: 1V8 -> 3V3 -> 16V0



BOM\_COST\_GROUP=T151

PAGE TITLE			
MESA			
	DRAWING NUMBER		SIZE
	051-00789		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		PROTO1A
	BRANCH		dvt-fab10
	PAGE		49 OF 145
	SHEET		45 OF 121

D

C

B


A

D

C


B

A




NOTE:  
SMS Interrupt can be active high or low, rename net accordingly.  
If SMS interrupt is not used, pull up to SMC rail.

NOTE:  
Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.


PAGE TITLE			
SMC			
 Apple Inc.		DRAWING NUMBER	051-00789
		REVISION	PROTO1A
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab10
		PAGE	50 OF 145
		SHEET	46 OF 121

BOM\_COST\_GROUP=SMC


SMC AVREF Supply




PROCHOT/THRMTRIP Support





PECI Support



Top-Block Swap



SMC BC ACOK == SMC BC ACOK  
MAKE\_BASE=TRUE



109	76	46	PP3V3 G3H	
110	48		PP3V3 S4	
110		48	PP3V3 S0	
114	48	46	SMC PME S4 WAKE L	R5166 100K 1 2 5% 1/20W MF 201
103	48	29	SMC PME S4 DARK L	R5167 100K 1 2 5% 1/20W MF 201
46		46	SMC WRT EVENT L	R5168 100K 1 2 5% 1/20W MF 201
70	46		SMC PMIC INT L	R5169 100K 1 2 5% 1/20W MF 201
114	48	45	SMC ONOFF L	R5170 10K 1 2 5% 1/20W MF 201
48	46		SMC SENSOR ALERT L	R5172 10K 1 2 5% 1/20W MF 201
114	48	42	SMC LID	R5171 330K 1 2 5% 1/20W MF 201
114	46	29	SMC DEBUGPRT TX L	R5175 20K 1 2 5% 1/20W MF 201
114	46	29	SMC DEBUGPRT RX L	R5176 20K 1 2 5% 1/20W MF 201
114	57	46	SMC TMS	R5177 10K 1 2 5% 1/20W MF 201
46		46	SMC TDO	R5178 10K 1 2 5% 1/20W MF 201
46		46	SMC TDI	R5179 10K 1 2 5% 1/20W MF 201
114	57	46	SMC TCK	R5180 10K 1 2 5% 1/20W MF 201
48	47	46	SMC BC ACOK	R5187 100K 1 2 5% 1/20W MF 201
46		46	SMC ADAPTER EN	R5185 100K 1 2 5% 1/20W MF 201
47	46		SMC THRMTRIP	R5186 10K 1 2 5% 1/20W MF 201
46		46	SMC DELAYED PWRGD	R5191 100K 1 2 5% 1/20W MF 201
73	70	46	SMC PM G2 EN	R5192 100K 1 2 5% 1/20W MF 201

SYMC_MASTER=780_81FENGSHEN_MLB_BAFFIN		SYMC_DATE=11/19/2015	
PAGE TITLE			
SMC Shared Support		DRAWING NUMBER	
		051-00789	
		SIZE D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		PROTO1A	
		BRANCH	
		dvt-fab10	
		PAGE	
		51 OF 145	
		SHEET	
		47 OF 121	

BOM\_COST\_GROUP=SMC


## SMC12 ADC Assignments

OUT	SMC CPU HI ISENSE	=	SMC CPU HI ISENSE	IN	50
OUT	SMC PBUS VSENSE	=	MAKE_BASE=TRUE SMC PBUS VSENSE	IN	50
OUT	SMC BMON ISENSE	=	MAKE_BASE=TRUE SMC BMON ISENSE	IN	50
OUT	SMC DCIN ISENSE	=	MAKE_BASE=TRUE SMC DCIN ISENSE	IN	50
OUT	SMC DCIN VSENSE	=	MAKE_BASE=TRUE SMC DCIN VSENSE	IN	50
OUT	SMC CPUTG ISENSE	=	MAKE_BASE=TRUE SMC CPUTG ISENSE	IN	53
OUT	SMC CPU ISENSE	=	MAKE_BASE=TRUE SMC CPU ISENSE	IN	51
OUT	SMC GPU CORE ISENSE	=	MAKE_BASE=TRUE SMC GPU CORE ISENSE	IN	55
OUT	SMC GPU CORE VSENSE	=	MAKE_BASE=TRUE SMC GPU CORE VSENSE	IN	55
OUT	SMC DDRIV2 ISENSE	=	MAKE_BASE=TRUE SMC DDRIV2 ISENSE	IN	51
OUT	SMC GPU VDDCI ISENSE	=	MAKE_BASE=TRUE SMC GPU VDDCI ISENSE	IN	55
OUT	SMC GPU VDDCI VSENSE	=	MAKE_BASE=TRUE SMC GPU VDDCI VSENSE	IN	55
OUT	SMC GPU IV8 ISENSE	=	MAKE_BASE=TRUE SMC GPU IV8 ISENSE	IN	55
OUT	SMC GPU FB ISENSE	=	MAKE_BASE=TRUE SMC GPU FB ISENSE	IN	55
OUT	SMC SSDLIM ISENSE	=	MAKE_BASE=TRUE SMC SSDLIM ISENSE	IN	53
OUT	SMC GPU FBIC ISENSE	=	MAKE_BASE=TRUE SMC GPU FBIC ISENSE	IN	55
OUT	SMC GPU HS ISENSE	=	MAKE_BASE=TRUE SMC GPU HS ISENSE	IN	55
OUT	SMC CPUSA ISENSE	=	MAKE_BASE=TRUE SMC CPUSA ISENSE	IN	53
OUT	SMC CPUDDR ISENSE	=	MAKE_BASE=TRUE SMC CPUDDR ISENSE	IN	51
OUT	SMC CPUSA VSENSE	=	MAKE_BASE=TRUE SMC CPUSA VSENSE	IN	53
OUT	SMC CPU VSENSE	=	MAKE_BASE=TRUE SMC CPU VSENSE	IN	55
OUT	SMC CPUTG VSENSE	=	MAKE_BASE=TRUE SMC CPUTG VSENSE	IN	55
OUT	SMC CPU IMON ISENSE	=	MAKE_BASE=TRUE SMC CPU IMON ISENSE	IN	55
OUT	SMC CPUTG IMON ISENSE	=	MAKE_BASE=TRUE SMC CPUTG IMON ISENSE	IN	55


## SMC12 Pin Assignments

SMC GFX PWR LEVEL L	=	SMC GFX PWR LEVEL L	89
TP SYS ONEWIRE	=	MAKE_BASE=TRUE TP SYS ONEWIRE	
TP SMC DEBUGPRT EN L	=	MAKE_BASE=TRUE TP SMC DEBUGPRT EN L	
NC_SMC_DP_HPD_L	=	MAKE_BASE=TRUE NC_SMC_DP_HPD_L	


## Debug Power "Buttons"




## Debug RESET "Buttons"



## Hall Effect Pads - Left



## Hall Effect Pads - Right




Specify one of these BOM GROUPS.

BOM GROUP	BOM OPTIONS
CPUTHRM:BOTH	CPUTHRM_THRM:SMC,CPUTHRM_ALRT:SMC
CPUTHRM:THRM	CPUTHRM_THRM:SMC
CPUTHRM:ALRT	CPUTHRM_ALRT:SMC





Specify one of these BOM GROUPS.

BOM GROUP	BOM OPTIONS
TBTTHRM:BOTH	TBTTHRM_THRM:SMC,TBTTHRM_ALRT:SMC
TBTTHRM:THRM	TBTTHRM_THRM:SMC,TBTTHRM_ALRT:PU
TBTTHRM:ALRT	TBTTHRM_THRM:PU,TBTTHRM_ALRT:SMC
TBTTHRM:NONE	TBTTHRM_THRM:PU,TBTTHRM_ALRT:PU

## Thermal Alerts
















## S4 SMC Wake Sources




PAGE TITLE		SMC Project Support	
DRAWING NUMBER		051-00789	SIZE
REVISION		PROTO1A	D
BRANCH		dvt-fab10	
PAGE		52 OF 145	
SHEET		48 OF 121	

BOM\_COST\_GROUP=SMC





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5419,C5449		OTHERRC:NO
117S0008	1	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5459		LOADRC:NO
117S0008	1	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5469		TPADRC:NO

PAGE TITLE	
Power Sensors: High Side	
 Apple Inc.	DRAWING NUMBER 051-00789
REVISION PROTO1A	
BRANCH dvt-fab10	
PAGE 54 OF 145	
SHEET 50 OF 121	

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

8

7

6

5

4


3

2

1


## PCH 1.0V Current Sense (ISCC)

Gain: 200x, EDP: 4.11 A  
Rsense: 0.003 (R8004) or XWTBD  
Vsense: 11.33 mV, Range: 5 A  
SMC ADC: 22




## DDR 1.2V S3 (CPU &amp; Memory) Current Sense (IMOC)

Gain: 100x, EDP: 9.01 A  
Rsense: 0.003 (R7918) or XWTBD  
Vsense: 27.03 mV, Range: 10 A  
SMC ADC: 09




## CPU DDR 1.2V S3 (CPU Only) Current Sense (IMCC)

Gain: 200x, EDP: 2 A  
Rsense: 0.005 (R5510) or Rsense SHORT  
Vsense: 10 mV, Range: 3 A  
SMC ADC: 18




## T139 Current Sense (IF3C)

Gain: 200x, EDP: 0.06 A  
Rsense: 0.05 (R5520) or Rsense SHORT  
Vsense: 3 mV, Range: 0.25 A  
EADC1: CH3




## WLAN Current Sense (IAPC)

Gain: 200x, EDP: 1.67 A  
Rsense: 0.01 (R5530) or Rsense SHORT  
Vsense: 25.05 mV, Range: 1.88 A  
EADC1: CH4




## CPU Fixed Current Sense (ICAC)

Gain: 177.71x, EDP: 67 A  
Rsense: 3x of 0.00075 (R7210, R7220, R7230), Rsum: 0.00025  
Vsense: 16.75 mV, Range: 67.52 A  
SMC ADC: 06



## BT Current Sense (IBTC)


Gain: 200x, EDP: 0.06 A  
Rsense: 0.05 (R5580) or XWTBD  
Vsense: 3 mV, Range: 0.25 A  
EADC2: CH05




## CPU High Side Current (IC0R) Threshold Alert

Gain: 100x  
Rsense: 0.001 (R5400)

Trip Target on CPU High current: TBD A  
Hysteresis Circuit:  
Vref = 0.737 V  
Vth = 0.616 V -> 2.054 A on CPU High current  
Vtl = 0.771 V -> 2.571 A on CPU High current  
Hysteresis Margin = 0.518 A



## 1.8V Current Sense (I18C)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	6	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5513,C5529,C5539,C5549,C5559,C5569		LOADRC:NO
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5579		DDRRC:NO


Gain: 200x, EDP: 0.7 A  
Rsense: 0.025 (R8024) or Rsense SHORT  
Vsense: 17.5 mV, Range: 0.6 A  
EADC1: CH1

PAGE TITLE		Power Sensors: Load Side	
Apple Inc.		DRAWING NUMBER	051-00789
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	PROTO1A
		BRANCH	dvt-fab10
		PAGE	55 OF 145
		SHEET	51 OF 121

BOM\_COST\_GROUP=SENSORS


### T139 5V Current Sense (IF5C)

Gain: 200x, EDP: 0.004 A  
Rsense: 0.05 (R5630) or Rsense SHORT  
Vsense: 0.2 mV, Range: 0.25 A  
EADC1: CH6




### Thunderbolt TBT LEFT Current Sense (ITLC)

Gain: 200x, EDP: 0.5 A  
Rsense: 0.025 (R5640) or Rsense SHORT  
Vsense: 12.5 mV, Range: 0.5 A  
EADC1: CH7




### LCD Panel Current Sense (ILDC)

Gain: 200x, EDP: 1 A  
RSENSE: 0.01 (R5620) or Rsense SHORT  
Vsense: 5 mV, Range: 1.25 A  
EADC2: CH0




### Trackpad 3V Current Sense (IT3C)

Gain: 200x, EDP: 0.2 A  
Rsense: 0.05 (R5650) or Rsense SHORT  
Vsense: 10 mV, Range: 0.25 A  
EADC2: CH1




### Camera Current Sense (ICMC)

Gain: 200x, EDP: 0.82 A  
Rsense: 0.015 (R5610) or XW5610  
Vsense: 12.3 mV, Range: 0.83 A  
EADC2: CH2




### CPU High Side (IC0R) Peak Detection Support




### Thunderbolt TBT RIGHT Current Sense (IURC)

Gain: 200x, EDP: 0.5 A  
Rsense: 0.025 (R5680) or Rsense SHORT  
Vsense: 12.5 mV, Range: 0.5 A  
EADC1: CH2




### T151 Current Sense (IIDC)

Gain: 200x, EDP: 0.1638 A  
Rsense: 0.05 (R5690) or Rsense SHORT  
Vsense: 819 mV, Range: 0.25 A  
EADC2: CH4




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	4	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5619,C5629,C5639,C5699		LOADRC:NO
117S0008	2	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5649,C5689		TBTRC:NO
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5659		TPADRC:NO

PAGE TITLE			
Power Sensors: Extended		DRAWING NUMBER	051-00789
Apple Inc.		REVISION	PROTO1A
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab10
		PAGE	56 OF 145
		SHEET	52 OF 121



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	4	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5739,C5749,C5779,C5789		LOADRC:NO


PAGE TITLE			
Power Sensors: Extended 2			
 Apple Inc.		DRAWING NUMBER	051-00789
		REVISION	PROTO1A
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab10
		PAGE	57 OF 145
		SHEET	53 OF 121

Thermal Sensor A:  
Thunderbolt Die, Airflow Left

```
I2C Write: 0xD8, I2C Read: 0xD9
```

Thermal Diode: TBT Die (TTLD)

Placement Note:  
The P leg connects to THERMDA pin of the TBT chip, the N leg connect to pin AC22.




Thermal Sensor C:  
Thunderbolt Die, Air Flow Right

```
I2C Write: 0x98, I2C Read: 0x99
```


Thermal Diode: TBT Die (TTRD)

Placement Note:  
The P leg connects to THERMDA pin of the TBT chip, the N leg connect to pin AC22.




Thermal Sensor B & CPU High Peak Detection:  
CPU Proximity, Memory Proximity, Fin Stack Left, Fin Stack Right

I2C Write: 0x98, I2C Read: 0x99



## X100 PROXIMITY (TW0P)



Thermal Sensor: CPU Proximity (TC0P)

Placement Note:  
Place Q5873 under the CPU,  
on the BOTTOM side.


I2C ADDRESS (U5870): 0XB8/0XB9

<small>DRAWING NUMBER</small> 051-00789		<small>SIZE</small> D
<small>REVISION</small>		PROTO1A
<small>BRANCH</small> dvt-fab10		
<small>PAGE</small> 58 OF 145		
<small>SHEET</small> 54 OF 121		


BOM\_COST\_GROUP=SENSORS

SENSORS: EXTENDER 3


CPU Core Voltage Sense (VCAC)




CPU GT Voltage Sense (VCTC)




CPU Core IMON Current Sense (ICAM)




CPU GT IMON Current Sense (ICTM)



GPU CORE Voltage Sense (VG0C)




GPU VDDCI Voltage Sense (VG2C)




GPU CORE Current Sense (IG0C)

Gain: 122.01x, EDP: 64.2 A  
Rsense: 2x of 0.00075 (RA651, RA641), Rsum: 0.000375  
Vsense: 22.875 mV, Range: 65.57 A  
SMC ADC: 7




GPU FB Current Sense (IG1C)

Gain: 100x, EDP: 10.7 A  
Rsense: 0.002 (RA300)  
Vsense: 16 mV, Range: 15 A  
SMC ADC: 13




GPU FB IC Current Sense (IG4C)

Gain: 200x, EDP: 4.8 A  
Rsense: 0.005 (R5970)  
Vsense: 10 mV, Range: 3 A  
SMC ADC: 15




GPU VDDCI Current Sense (IG2C)

Gain: 100x, EDP: 9.7 A  
Rsense: 0.003 (RA368)  
Vsense: 24 mV, Range: 10 A  
SMC ADC: 10




GPU HIGH SIDE Current Sense (IG0R)

Gain: 200x, EDP: 4 A  
Rsense: 0.002 (R5990) or Rsense SHORT  
Vsense: 8 mV, Range: 7.5 A  
SMC ADC: 16  
(PRODUCTION)



GPU 1V8 Current Sense (IG3C)

Gain: 200x, EDP: 2.3 A  
Rsense: 0.005 (R5950)  
Vsense: 7.5 mV, Range: 3 A  
SMC ADC: 12






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	5	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5921,C5941,C5951,C5961,C5971		LOADRC:NO

BOM\_COST\_GROUP=SENSORS


Sensor Extended 3		DRAWING NUMBER	051-00789	SIZE	D
Apple Inc.		REVISION	PROTO1A		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab10	PAGE	59 OF 145
		SHEET	55 OF 121		


FAN CONNECTOR

KEEP THE 5 PIN CONNECTOR FROM D1




BOM\_COST\_GROUP=FAN


PAGE TITLE			
Fans			
 Apple Inc.	DRAWING NUMBER	051-00789	
	REVISION	PROT01A	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab10
		PAGE	60 OF 145
		SHEET	56 OF 121




Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.





## SPI Bus Series Termination (Modified per PDG)



SYNC_MASTER=780_MLB		SYNC_DATE=11/06/2013	
PAGE TITLE			
SPI Debug Connector			
	Apple Inc.		DRAWING NUMBER 051-00789
			REVISION PROTO1A
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH dvt-fab10	
		PAGE 61 OF 145	
		SHEET 57 OF 121	


BOM\_COST\_GROUP=CPU & CHIPSET







PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0719	2	CAP,CER,4.7UF,20%,10V,XSR,0402,MURATA	C6305,C6306	CRITICAL	


BOM\_COST\_GROUP=AUDIO


PAGE TITLE		DRAWING NUMBER		SIZE	
AUDIO JACK CODEC		051-00789		D	
 Apple Inc.		REVISION			
NOTICE OF PROPRIETARY PROPERTY:		PROTO1A			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH			
		dvt-fab10			
		PAGE			
		63 OF 145			
		SHEET			
		59 OF 121			



PAGE TITLE			
AUDIO Speaker Amps & Conn			
 Apple Inc.	DRAWING NUMBER	051-00789	
	REVISION	PROTO1A	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab10
		PAGE	64 OF 145
		SHEET	60 OF 121

2X MONO SPEAKER AMPLIFIER  
APN: 353800604  
0dBFS = 9VPK




PAGE TITLE			
AUDIO Speaker Amps & Conn			
 Apple Inc.	DRAWING NUMBER	051-00789	
	REVISION	PROTO1A	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab10
		PAGE	65 OF 145
		SHEET	61 OF 121


BOM\_COST\_GROUP=AUDIO



J80 Battery Hotbar Flex Pads 998-03902  
Flex Pad TO MLB 998-03780.




APN:518S0818




BMU POWER FLEX HOTBAR'd TO THE MLB:


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
632-00862	1	PCBA,FLEX,BMU PWR,X363	J6950	CRITICAL	



PAGE TITLE		
DC-In & Battery Connectors		
	DRAWING NUMBER	051-00789
	REVISION	PROTO1A
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-fab10
	PAGE	69 OF 145
	SHEET	63 OF 121



BOM\_COST\_GROUP=PLATFORM POWER












PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00497	2	1C,S1C635,DRM0G,1MVP-8,40A,PQFN31,5X5	U7410,U7420	CRITICAL	

GT & GTX IMVP POWER BLOCK

 Apple Inc.

DRAWING NUMBER

051-00789

REVISION

PROTO1A

BRANCH

dvt-fab10

PAGE

74 OF 145

SHEET

68 OF 121

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

D

C

B

A

D


C

B


A

5V S0 - V5









3.3V DSW - V6




BOM\_COST\_GROUP=PLATFORM POWER

PAGE TITLE			
Power - 5V 3.3V Supply			
 Apple Inc.	DRAWING NUMBER	051-00789	SIZE D
	REVISION	PROTO1A	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab10
		PAGE	76 OF 145
		SHEET	69 OF 121

## BANJO - PMIC Control



PAGE NUMBER: 154		PMIC-00789-12-00100	
PAGE TITLE			
PMIC-1 & Power Control			
	Apple Inc.		DRAWING NUMBER <b>051-00789</b>
			SIZE <b>D</b>
NOTICE OF PROPRIETARY PROPERTY:		REVISION <b>PROTO1A</b>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED		BRANCH <b>dvt-fab10</b>	
		PAGE <b>78 OF 145</b>	
		SHEET <b>70 OF 121</b>	

## D



## C



**B**

A

8

7

6

5


4

3



2


1















## 1V - V11 (Banjo#1 VR1)








## 1.8V - V8 (Banjo#1 VR2)





PAGE TITLE		
PMIC-1 1V 1.8V VCCPCH		
 Apple Inc.	DRAWING NUMBER	051-00789
	REVISION	PROTO1A
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-fab10
	PAGE	80 OF 145
	SHEET	72 OF 121



J80G specific








PAGE TITLE		DRAWING NUMBER		SIZE	
PMIC-1 Aliases & TPs		051-00789		D	
 Apple Inc.		REVISION		PROTO1A	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		dvt-fab10	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		PAGE		81 OF 145	
		SHEET		73 OF 121	







LCD PANEL INTERFACE (eDP) + Camera (MIPI)





LCD Panel HPD, FSS & AUX strapping








PAGE TITLE			
eDP Display Connector			
 Apple Inc.		DRAWING NUMBER	051-00789
		REVISION	PROTO1A
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab10
		PAGE	85 OF 145
		SHEET	76 OF 121

BOM\_COST\_GROUP=DISPLAY










SSD RELATED BOM Groups	
BOM GROUP	BOM OPTIONS
SSD_CONFIG:256GB	SSD_GPIO9,NAND_TYPE:256GB,SSD_CTRL_TYPE:4GBIT
SSD_CONFIG:512GB	SSD_GPIO8,NAND_TYPE:512GB,SSD_CTRL_TYPE:4GBIT
SSD_CONFIG:1TB	NAND_TYPE:1TB,SSD_CTRL_TYPE:8GBIT
SSD_CONFIG:2TB	SSD_GPIO10,NAND_TYPE:2TB,SSD_CTRL_TYPE:8GBIT


NAND Parts					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S00149	4	NAND,12,64GBM,TOGO D0R2,640,SS,BGA 168	U9100,U9110,U9200,U9210	CRITICAL	NAND_TYPE:256GB
335S00204	4	NAND,V3,128GBM,TOGO D0R2,2560,SS8GA 168	U9100,U9110,U9200,U9210	CRITICAL	NAND_TYPE:512GB
335S00205	4	NAND,V3,256GBM,TOGO D0R2,2560,SS,BGA 168	U9100,U9110,U9200,U9210	CRITICAL	NAND_TYPE:1TB
335S00219	4	NAND,V3,512GBM,TOGO D0R2,2560,SS,BGA 168	U9100,U9110,U9200,U9210	CRITICAL	NAND_TYPE:2TB

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
339S00154	1	POP, POLARIS+4GBIT, SSD_CTRL, A2, 8GA516	U8605	CRITICAL	SSD_CTRL_TYPE=4GBIT
339S00155	1	POP, POLARIS+8GBIT, SSD_CTRL, A2, 8GA516	U8605	CRITICAL	SSD_CTRL_TYPE=8GBIT

SSD CONFIGURATIONS					
CAPACITY	NAND APN	CONTROLLER APN	R8980/GPIO8	R8981/GPIO9	R8928/GPIO10
128 GB	-	-	STUFF-0	STUFF-0	STUFF-0
256 GB	335S00149	339S00154 (A2 4GB DRAM)	NOSTUFF-1	STUFF-0	NOSTUFF-1
512 GB	335S00204	339S00154 (A2 4GB DRAM)	STUFF-0	NOSTUFF-1	NOSTUFF-1
1 TB	335S00205	339S00155 (A2 8GB DRAM)	NOSTUFF-1	NOSTUFF-1	NOSTUFF-1
2 TB	335S00219	339S00155 (A2 8GB DRAM)	NOSTUFF-1	NOSTUFF-1	STUFF-0



PAGE TITLE		DRAWING NUMBER 051-00789		SIZE D
Apple Inc.		REVISION PROTO1A		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH dvt-fab10		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 90 OF 145		
		SHEET 81 OF 121		





D

C

B


A

D

C

B


A




### SSD PMIC Alternate Parts


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S00457	152S00309		ALL	
152S1721	152S00310		ALL	


BOM\_COST\_GROUP=SSD

PAGE TITLE	
PAGE_TITLE=POLARIS PMIC	
 Apple Inc.	DRAWING NUMBER 051-00789
REVISION PROTO1A	
BRANCH dvt-fab10	
PAGE 93 OF 145	
SHEET 84 OF 121	

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED









BOM\_COST\_GROUP=SSD

8								7								6								5								4								3								2								1																							
D																																																																D															
C																																																																								C							
B																																																																								B							
A																																																																								A							
8								7								6								5								4								3								2								1																							

PAGE TITLE		
Constraints		
 Apple Inc.		DRAWING NUMBER 051-00789
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION PROTO1A
		BRANCH dvt-fab10
		PAGE 97 OF 145
		SHEET 88 OF 121

PAGE TITLE		
Constraints		
 Apple Inc.	DRAWING NUMBER	051-00789
	REVISION	PROT01A
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-fab10
	PAGE	97 OF 145
	SHEET	88 OF 121



D

C

B


A

D


C


B


A





BOM\_COST\_GROUP=GRAPHICS


GPU PCC		
 Apple Inc.	DRAWING NUMBER	051-00789
	REVISION	PROTO1A
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-fab10
	PAGE	99 OF 145
	SHEET	90 OF 121





PAGE TITLE			
Baffin CORE/FB POWER			
 Apple Inc.		DRAWING NUMBER	051-00789
		REVISION	PROTO1A
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab10
		PAGE	101 OF 145
		SHEET	92 OF 121





GPU FB SUPPLY  
VOUT = 1.5V / 1.35V  
10.7A MAX OUTPUT  
F = 500 KHZ


VID1    VID0    FBVDD  
0        0        1.5V  
1        0        1.35V


GPU VDDCI SUPPLY  
VOUT = 0.8V-0.9V  
?9.7A? MAX OUTPUT  
F = 450 KHZ

Note:  
Regulator requires  
a minimum load to  
prevent noise in the  
audio frequencies

PAGE TITLE		
Baffin 1V05 GPU / 1V35 FB Power Supply		
	DRAWING NUMBER	051-00789
	REVISION	PROTO1A
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-fab10
	PAGE	103 OF 145
	SHEET	94 OF 121

BOM\_COST\_GROUP=GRAPHICS





Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
051-00789

REVISION  
PROTO1A

BRANCH  
dvt-fab10

PAGE  
105 OF 145

SHEET  
96 OF 121


GDDR5 Frame Buffer B

BOM\_COST\_GROUP=GRAPHICS






former site of the SPEED MLPS STRAPS  
PCIe Gen3 enabled, Half-Swing, TX De-emp enabled  
VBIOS disabled, Boot from EPI  
VGA enabled  
All power audio-capable display output  
256MB FB Aperture Size  
PS\_0: 01001 82nF 8.45k 2k  
PS\_1: 10001 10nF 8.45k 2k  
PS\_2: 10000 10nF NC 4.75k  
PS\_3: 00000 680nF NC 4.75k



BAFFIN STRAPS  
PCIe Gen3 enabled, FULL-Swing, TX De-emp enabled  
VBIOS disabled, Boot from EFI  
VGA enabled, CLKREQ\_L enabled  
All power audio-capable display output  
Audio for DP or HDMI dongle  
256MB FB Aperture Size  
SMBUS address 41



Former site of the GPU SVI2 VOLTAGE TRANSLATION  
SPEED ONLY




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
197S0499	1	XTAL, 27.000MHZ, 30PPM, 12PF, 2.5x2.0MM	YA740	CRITICAL	GPUCLK:XTAL
197S00056	1	OSC, MEMS, 100MHZ, +/-20PPM, 1.8V, 2520	YA740	CRITICAL	GPUCLK:OSC
117S0201	1	RES, 0 OHM, 5%, 0201	RA743	CRITICAL	GPUCLK:XTAL
117S0080	1	RES, 33 OHM, 5%, 0201	RA743	CRITICAL	GPUCLK:OSC
155S0387	1	FERRITE BEAD, 470OHM, 0.1A, 1.5MOHM DCR, 060	RA740	CRITICAL	GPUCLK:OSC
117S0201	1	RES, 0 OHM, 5%, 0201	RA742	CRITICAL	GPUCLK:XTAL
132S0444	1	CAP, CER, X5R, 0.10F, 10%, 6.3V, 0201	RA742	CRITICAL	GPUCLK:OSC





## Baffin GPIOs,CLK & Straps


	DRAWING NUMBER	051-00789	SIZE	D
	REVISION	PROTO1A		
	BRANCH	dvt-fab10		
	PAGE	107 OF 145		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	98 OF 121	

BOM\_COST\_GROUP=GRAPHICS










DRAWING NUMBER		051-00789	SIZE	D
REVISION		PROTO1A		
BRANCH		dvt-fab10		
PAGE		111 OF 145		
SHEET		102 OF 121		

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

Apple Inc.



## D



A

A


## D




A


A







DESIGN: j130/dev_mlb_u			
LAST CHANGE: Wed Apr 1 22:57:37 2015			
PAGE TITLE		PAGE TOTALS	
USB-C CONNECTOR B			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-00789	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		PROTOA	
		BRANCH	
		dvt-fab10	
		PAGE	
		116 OF 145	
		SHEET	
		107 OF 121	

BOM\_COST\_GROUP=USB-C

[illegible]





8		7		6		5		4		3		2		1	
SIGNAL ALIAS															
GPU PEG Lanes															
Thunderbolt Signals Through PEG															
GPU ALIAS															
CPU Display Aliases															
eDP conn															
DPMUX															
EPD PANEL															
UNUSED SIGNALS															
8		7		6		5		4		3		2		1	

8		7		6		5		4		3		2		1	
Memory Bit/Byte Swizzle															
D		LPDDR3 COMMAND/ADDRESS												D	
C														C	
B														B	
A														A	
8		7		6		5		4		3		2		1	

BDW-H LPDDR3 NET												BIT SWIZZLE											
MAKE BASE=TRUE																							
MEM A DQ<0>												MEM A DQ<0>											
MEM A DQ<1>												MEM A DQ<1>											
MEM A DQ<2>												MEM A DQ<2>											
MEM A DQ<3>												MEM A DQ<3>											
MEM A DQ<4>												MEM A DQ<4>											
MEM A DQ<5>												MEM A DQ<5>											
MEM A DQ<6>												MEM A DQ<6>											
MEM A DQ<7>												MEM A DQ<7>											
MEM A DQ<8>												MEM A DQ<8>											
MEM A DQ<9>												MEM A DQ<9>											
MEM A DQ<10>												MEM A DQ<10>											
MEM A DQ<11>												MEM A DQ<11>											
MEM A DQ<12>												MEM A DQ<12>											
MEM A DQ<13>												MEM A DQ<13>											
MEM A DQ<14>												MEM A DQ<14>											
MEM A DQ<15>												MEM A DQ<15>											
MEM A DQ<16>												MEM A DQ<16>											
MEM A DQ<17>												MEM A DQ<17>											
MEM A DQ<18>												MEM A DQ<18>											
MEM A DQ<19>												MEM A DQ<19>											
MEM A DQ<20>												MEM A DQ<20>											
MEM A DQ<21>												MEM A DQ<21>											
MEM A DQ<22>												MEM A DQ<22>											
MEM A DQ<23>												MEM A DQ<23>											
MEM A DQ<24>												MEM A DQ<24>											
MEM A DQ<25>												MEM A DQ<25>											
MEM A DQ<26>												MEM A DQ<26>											
MEM A DQ<27>												MEM A DQ<27>											
MEM A DQ<28>												MEM A DQ<28>											
MEM A DQ<29>												MEM A DQ<29>											
MEM A DQ<30>												MEM A DQ<30>											
MEM A DQ<31>												MEM A DQ<31>											
MEM A DQ<32>												MEM A DQ<32>											
MEM A DQ<33>												MEM A DQ<33>											
MEM A DQ<34>												MEM A DQ<34>											
MEM A DQ<35>												MEM A DQ<35>											
MEM A DQ<36>												MEM A DQ<36>											
MEM A DQ<37>												MEM A DQ<37>											
MEM A DQ<38>												MEM A DQ<38>											
MEM A DQ<39>												MEM A DQ<39>											
MEM A DQ<40>												MEM A DQ<40>											
MEM A DQ<41>												MEM A DQ<41>											
MEM A DQ<42>												MEM A DQ<42>											
MEM A DQ<43>												MEM A DQ<43>											
MEM A DQ<44>												MEM A DQ<44>											
MEM A DQ<45>												MEM A DQ<45>											
MEM A DQ<46>												MEM A DQ<46>											
MEM A DQ<47>												MEM A DQ<47>											
MEM A DQ<48>												MEM A DQ<48>											
MEM A DQ<49>												MEM A DQ<49>											
MEM A DQ<50>												MEM A DQ<50>											
MEM A DQ<51>												MEM A DQ<51>											
MEM A DQ<52>												MEM A DQ<52>											
MEM A DQ<53>												MEM A DQ<53>											
MEM A DQ<54>												MEM A DQ<54>											
MEM A DQ<55>												MEM A DQ<55>											
MEM A DQ<56>												MEM A DQ<56>											
MEM A DQ<57>												MEM A DQ<57>											
MEM A DQ<58>												MEM A DQ<58>											
MEM A DQ<59>												MEM A DQ<59>											
MEM A DQ<60>												MEM A DQ<60>											
MEM A DQ<61>												MEM A DQ<61>											
MEM A DQ<62>												MEM A DQ<62>											
MEM A DQ<63>												MEM A DQ<63>											


BDW-H LPDDR3 NET												BIT SWIZZLE											
MAKE BASE=TRUE																							
MEM B DQ<0>												MEM B DQ<0>											
MEM B DQ<1>												MEM B DQ<1>											
MEM B DQ<2>												MEM B DQ<2>											
MEM B DQ<3>												MEM B DQ<3>											
MEM B DQ<4>												MEM B DQ<4>											
MEM B DQ<5>												MEM B DQ<5>											
MEM B DQ<6>												MEM B DQ<6>											
MEM B DQ<7>												MEM B DQ<7>											
MEM B DQ<8>												MEM B DQ<8>											
MEM B DQ<9>												MEM B DQ<9>											
MEM B DQ<10>												MEM B DQ<10>											
MEM B DQ<11>												MEM B DQ<11>											
MEM B DQ<12>												MEM B DQ<12>											
MEM B DQ<13>												MEM B DQ<13>											
MEM B DQ<14>												MEM B DQ<14>											
MEM B DQ<15>												MEM B DQ<15>											
MEM B DQ<16>												MEM B DQ<16>											
MEM B DQ<17>												MEM B DQ<17>											
MEM B DQ<18>												MEM B DQ<18>											
MEM B DQ<19>												MEM B DQ<19>											
MEM B DQ<20>												MEM B DQ<20>											
MEM B DQ<21>												MEM B DQ<21>											
MEM B DQ<22>												MEM B DQ<22>											
MEM B DQ<23>												MEM B DQ<23>											
MEM B DQ<24>												MEM B DQ<24>											
MEM B DQ<25>												MEM B DQ<25>											
MEM B DQ<26>												MEM B DQ<26>											
MEM B DQ<27>												MEM B DQ<27>											
MEM B DQ<28>												MEM B DQ<28>											
MEM B DQ<29>												MEM B DQ<29>											
MEM B DQ<30>												MEM B DQ<30>											
MEM B DQ<31>												MEM B DQ<31>											
MEM B DQ<32>												MEM B DQ<32>											
MEM B DQ<33>												MEM B DQ<33>											
MEM B DQ<34>												MEM B DQ<34>											
MEM B DQ<35>												MEM B DQ<35>											
MEM B DQ<36>												MEM B DQ<36>											
MEM B DQ<37>												MEM B DQ<37>											
MEM B DQ<38>												MEM B DQ<38>											
MEM B DQ<39>												MEM B DQ<39>											
MEM B DQ<40>												MEM B DQ<40>											
MEM B DQ<41>												MEM B DQ<41>											
MEM B DQ<42>												MEM B DQ<42>											
MEM B DQ<43>												MEM B DQ<43>											
MEM B DQ<44>												MEM B DQ<44>											
MEM B DQ<45>												MEM B DQ<45>											
MEM B DQ<46>												MEM B DQ<46>											
MEM B DQ<47>												MEM B DQ<47>											
MEM B DQ<48>												MEM B DQ<48>											
MEM B DQ<49>												MEM B DQ<49>											
MEM B DQ<50>												MEM B DQ<50>											
MEM B DQ<51>												MEM B DQ<51>											
MEM B DQ<52>												MEM B DQ<52>											
MEM B DQ<53>												MEM B DQ<53>											
MEM B DQ<54>												MEM B DQ<54>											
MEM B DQ<55>												MEM B DQ<55>											
MEM B DQ<56>												MEM B DQ<56>											
MEM B DQ<57>												MEM B DQ<57>											
MEM B DQ<58>												MEM B DQ<58>											
MEM B DQ<59>												MEM B DQ<59>											
MEM B DQ<60>												MEM B DQ<60>											
MEM B DQ<61>												MEM B DQ<61>											
MEM B DQ<62>												MEM B DQ<62>											
MEM B DQ<63>												MEM B DQ<63>											

MAKE_BASE												MAKE_BASE											
TRUE MEM A DQS P<0>												TRUE MEM B DQS P<0>											
TRUE MEM A DQS N<0>												TRUE MEM B DQS N<0>											
TRUE MEM A DQS P<1>												TRUE MEM B DQS P<1>											
TRUE MEM A DQS N<1>												TRUE MEM B DQS N<1>											
TRUE MEM A DQS P<2>												TRUE MEM B DQS P<2>											
TRUE MEM A DQS N<2>												TRUE MEM B DQS N<2>											
TRUE MEM A DQS P<3>												TRUE MEM B DQS P<3>											
TRUE MEM A DQS N<3>												TRUE MEM B DQS N<3>											
TRUE MEM A DQS P<4>												TRUE MEM B DQS P<4>											
TRUE MEM A DQS N<4>												TRUE MEM B DQS N<4>											
TRUE MEM A DQS P<5>												TRUE MEM B DQS P<5>											
TRUE MEM A DQS N<5>												TRUE MEM B DQS N<5>											
TRUE MEM A DQS P<6>												TRUE MEM B DQS P<6>											
TRUE MEM A DQS N<6>												TRUE MEM B DQS N<6>											
TRUE MEM A DQS P<7>												TRUE MEM B DQS P<7>											
TRUE MEM A DQS N<7>												TRUE MEM B DQS N<7>											

SYNC_MASTER=J80_MLB												SYNC_DATE=11/06/2015											
PAGE TITLE																							
Memory Bit/Byte Swizzle																							
Apple Inc.												D											
NOTICE OF PROPRIETARY PROPERTY:												REV											
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:												BRANCH											
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE												dvt-fab10											
II NOT TO REPRODUCE OR COPY IT												PAGE											
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART												123 OF 145											
IV ALL RIGHTS RESERVED												SHEET											
												112 OF 121											

MAKE_BASE			
113	7	TRUE	MEM A DQS P<0>
113	7	TRUE	MEM A DQS N<0>
113	7	TRUE	MEM A DQS P<1>
113	7	TRUE	MEM A DQS N<1>
113	7	TRUE	MEM A DQS P<2>
113	7	TRUE	MEM A DQS N<2>
113	7	TRUE	MEM A DQS P<3>
113	7	TRUE	MEM A DQS N<3>
113	7	TRUE	MEM A DQS P<4>
113	7	TRUE	MEM A DQS N<4>
113	7	TRUE	MEM A DQS P<5>
113	7	TRUE	MEM A DQS N<5>
113	7	TRUE	MEM A DQS P<6>
113	7	TRUE	MEM A DQS N<6>
113	7	TRUE	MEM A DQS P<7>
113	7	TRUE	MEM A DQS N<7>

MAKE_BASE			
113	7	TRUE	MEM B DQS P<0>
113	7	TRUE	MEM B DQS N<0>
113	7	TRUE	MEM B DQS P<1>
113	7	TRUE	MEM B DQS N<1>
113	7	TRUE	MEM B DQS P<2>
113	7	TRUE	MEM B DQS N<2>
113	7	TRUE	MEM B DQS P<3>
113	7	TRUE	MEM B DQS N<3>
113	7	TRUE	MEM B DQS P<4>
113	7	TRUE	MEM B DQS N<4>
113	7	TRUE	MEM B DQS P<5>
113	7	TRUE	MEM B DQS N<5>
113	7	TRUE	MEM B DQS P<6>
113	7	TRUE	MEM B DQS N<6>
113	7	TRUE	MEM B DQS P<7>
113	7	TRUE	MEM B DQS N<7>

SYNC_MASTER=J80_MLB		SYNC_DATE=11/06/2015			
PAGE TITLE					
Memory Bit/Byte Swizzle					
 Apple Inc.		DRAWING NUMBER	051-00789		
		REVISION	D		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PROT01A		
		PAGE	123 OF 145		
		SHEET	112 OF 121		

High Speed NO\_TEST

D

C

B

A

D

C

B

A

DMI		
13 5	IN	DMI_S2N_P<3..0> NO_TEST+1
13 5	IN	DMI_S2N_N<3..0> NO_TEST+1
13 5	IN	DMI_N2S_P<3..0> NO_TEST+1
13 5	IN	DMI_N2S_N<3..0> NO_TEST+1
DP - CPU/ACE		
99 27	IN	DP_X_SNK0_ML_C_N<3..0> NO_TEST+1
99 27	IN	DP_X_SNK0_ML_C_P<3..0> NO_TEST+1
99 27	IN	DP_X_SNK0_ML_N<3..0> NO_TEST+1
27	IN	DP_X_SNK0_ML_P<3..0> NO_TEST+1
27	IN	DP_X_SNK1_ML_C_N<3..0> NO_TEST+1
99 27	IN	DP_X_SNK1_ML_C_P<3..0> NO_TEST+1
27	IN	DP_X_SNK1_ML_N<3..0> NO_TEST+1
27	IN	DP_X_SNK1_ML_P<3..0> NO_TEST+1
101 99	IN	DP_T_SNK0_ML_C_N<3..0> NO_TEST+1
101 99	IN	DP_T_SNK0_ML_C_P<3..0> NO_TEST+1
101	IN	DP_T_SNK0_ML_N<3..0> NO_TEST+1
101	IN	DP_T_SNK0_ML_P<3..0> NO_TEST+1
101 99	IN	DP_T_SNK1_ML_C_N<3..0> NO_TEST+1
101 99	IN	DP_T_SNK1_ML_C_P<3..0> NO_TEST+1
101	IN	DP_T_SNK1_ML_N<3..0> NO_TEST+1
101	IN	DP_T_SNK1_ML_P<3..0> NO_TEST+1
99 27	IN	DP_X_SNK0_AUXCH_C_P NO_TEST+1
99 27	IN	DP_X_SNK0_AUXCH_C_N NO_TEST+1
101 99	IN	DP_T_SNK0_AUXCH_C_P NO_TEST+1
101 99	IN	DP_T_SNK0_AUXCH_C_N NO_TEST+1
27	IN	DP_X_SNK0_AUXCH_N NO_TEST+1
101	IN	DP_T_SNK0_AUXCH_P NO_TEST+1
101	IN	DP_T_SNK0_AUXCH_N NO_TEST+1
99 27	IN	DP_X_SNK1_AUXCH_C_P NO_TEST+1
99 27	IN	DP_X_SNK1_AUXCH_C_N NO_TEST+1
101 99	IN	DP_T_SNK1_AUXCH_C_P NO_TEST+1
101 99	IN	DP_T_SNK1_AUXCH_C_N NO_TEST+1
27	IN	DP_X_SNK1_AUXCH_P NO_TEST+1
101	IN	DP_T_SNK1_AUXCH_N NO_TEST+1
101	IN	DP_T_SNK1_AUXCH_P NO_TEST+1
CPU/EDP		
113 76	IN	EDP_AUXCH_C_N NO_TEST+1
113 76	IN	EDP_AUXCH_C_P NO_TEST+1
PCH/AR		
35 14	IN	PCIE_AP_D2R_P NO_TEST+1
35 14	IN	PCIE_AP_D2R_N NO_TEST+1
35	IN	PCIE_AP_R2D_P NO_TEST+1
35	IN	PCIE_AP_R2D_N NO_TEST+1
35 14	IN	PCIE_AP_R2D_C_P NO_TEST+1
35 14	IN	PCIE_AP_R2D_C_N NO_TEST+1
PCH/SSD		
87 77 14	IN	PCIE_SSD_D2R_N<3..0> NO_TEST+1
87 77 14	IN	PCIE_SSD_D2R_P<3..0> NO_TEST+1
113 77	IN	PCIE_SSD_R2D_N<3..0> NO_TEST+1
77	IN	PCIE_SSD_R2D_P<3..0> NO_TEST+1
113 87 77 14	IN	PCIE_SSD_R2D_C_N<3..0> NO_TEST+1
14	IN	PCIE_SSD_D2R_N<0> NO_TEST+1
14	IN	PCIE_SSD_D2R_P<0> NO_TEST+1
77	IN	PCIE_SSD_D2R_C_P<3..0> NO_TEST+1
77	IN	PCIE_SSD_R2D_C_N<3..0> NO_TEST+1
87 77	IN	PCIE_SSD_D2R_LB_P<0> NO_TEST+1
87 77	IN	PCIE_SSD_R2D_LB_N<0> NO_TEST+1
14	IN	PCIE_SSD_D2R_P<3> NO_TEST+1
87 77	IN	PCIE_SSD_D2R_LB_N<0> NO_TEST+1
14	IN	PCIE_SSD_D2R_N<3> NO_TEST+1
87 77	IN	PCIE_SSD_R2D_LB_P<0> NO_TEST+1
USB-C X		
32 27	IN	USBC_XB_D2R_N<2..1> NO_TEST+1
32 27	IN	USBC_XB_D2R_P<2..1> NO_TEST+1
32 27	IN	USBC_XA_D2R_P<2..1> NO_TEST+1
32 27	IN	USBC_XB_R2D_C_P<2..1> NO_TEST+1
32 27	IN	DP_XA_AUXCH_P NO_TEST+1
32 27	IN	USBC_XA_D2R_N<2..1> NO_TEST+1
32 27	IN	USBC_XB_R2D_C_N<2..1> NO_TEST+1
32 27	IN	USBC_XA_R2D_C_P<2..1> NO_TEST+1
32 27	IN	DP_XB_AUXCH_P NO_TEST+1
32 27	IN	USBC_XA_R2D_C_N<2..1> NO_TEST+1
32 27	IN	DP_XB_AUXCH_N NO_TEST+1
30 27	IN	DP_XA_AUXCH_N NO_TEST+1
27	IN	DP_XA_AUXCH_C_N NO_TEST+1
27	IN	DP_XA_AUXCH_C_P NO_TEST+1
27	IN	DP_XB_AUXCH_C_P NO_TEST+1
27	IN	DP_XB_AUXCH_C_N NO_TEST+1

PEG		
111 91	IN	PEG_GPU_D2R_N<7..0> NO_TEST+1
111 91	IN	PEG_GPU_D2R_P<7..0> NO_TEST+1
111 91	IN	PEG_GPU_R2D_C_N<7..0> NO_TEST+1
111 91	IN	PEG_GPU_R2D_C_P<7..0> NO_TEST+1
111 29	IN	PCIE_TBT_X_D2R_N<3..0> NO_TEST+1
111 29	IN	PCIE_TBT_X_D2R_P<3..0> NO_TEST+1
111 29	IN	PCIE_TBT_X_R2D_C_N<3..0> NO_TEST+1
111 29	IN	PCIE_TBT_X_R2D_C_P<3..0> NO_TEST+1
111 29	IN	PCIE_TBT_X_R2D_C_N<3..0> NO_TEST+1
111 29	IN	PCIE_TBT_X_R2D_C_P<3..0> NO_TEST+1
111 103	IN	PCIE_TBT_T_D2R_P<3..0> NO_TEST+1
111 103	IN	PCIE_TBT_T_D2R_N<3..0> NO_TEST+1
101 101	IN	PCIE_TBT_T_D2R_C_P<3..0> NO_TEST+1
101 101	IN	PCIE_TBT_T_D2R_C_N<3..0> NO_TEST+1
29 27	IN	PCIE_TBT_X_D2R_C_P<3..0> NO_TEST+1
29 27	IN	PCIE_TBT_X_D2R_C_N<3..0> NO_TEST+1
29 27	IN	PCIE_TBT_X_R2D_P<3..0> NO_TEST+1
29 27	IN	PCIE_TBT_X_R2D_N<3..0> NO_TEST+1
101 101	IN	PCIE_TBT_T_R2D_P<3..0> NO_TEST+1
101 101	IN	PCIE_TBT_T_R2D_N<3..0> NO_TEST+1
111 103	IN	PCIE_TBT_T_R2D_C_P<3..0> NO_TEST+1
111 103	IN	PCIE_TBT_T_R2D_C_N<3..0> NO_TEST+1
91	IN	PEG_GPU_D2R_C_N<7..0> NO_TEST+1
91	IN	PEG_GPU_D2R_C_P<7..0> NO_TEST+1
91	IN	PEG_GPU_R2D_N<7..0> NO_TEST+1
91	IN	PEG_GPU_R2D_P<7..0> NO_TEST+1
PCH/DFR		
38 14	IN	USB_CAMERA_DFR_N NO_TEST+1
38 14	IN	USB_CAMERA_DFR_P NO_TEST+1
BAFFIN FRAME BUFFER		
95 93	IN	FB_A1_CS_L NO_TEST+1
95 93	IN	FB_A0_CKE_L NO_TEST+1
95 93	IN	FB_A1_CKE_L NO_TEST+1
95 93	IN	FB_A0_WE_L NO_TEST+1
95 93	IN	FB_A1_WE_L NO_TEST+1
95 93	IN	FB_B1_CS_L NO_TEST+1
95 93	IN	FB_B0_CKE_L NO_TEST+1
95 93	IN	FB_B1_CKE_L NO_TEST+1
95 93	IN	FB_B0_WE_L NO_TEST+1
95 93	IN	FB_B0_WE_L NO_TEST+1
95 93	IN	FB_B0_CLK_P NO_TEST+1
95 93	IN	FB_B1_CLK_P NO_TEST+1
95 93	IN	FB_B1_CLK_N NO_TEST+1
95 93	IN	FB_B0_RAS_L NO_TEST+1
95 93	IN	FB_B1_RAS_L NO_TEST+1
95 93	IN	FB_B0_CAS_L NO_TEST+1
95 93	IN	FB_B1_CAS_L NO_TEST+1
95 93	IN	FB_B0_CS_L NO_TEST+1
95 93	IN	FB_A0_DQ<31..0> NO_TEST+1
95 93	IN	FB_A1_DQ<31..0> NO_TEST+1
95 93	IN	FB_A0_A<8..0> NO_TEST+1
95 93	IN	FB_A1_A<8..0> NO_TEST+1
95 93	IN	FB_A0_WCLK_N<1..0> NO_TEST+1
95 93	IN	FB_A0_WCLK_P<1..0> NO_TEST+1
95 93	IN	FB_A1_WCLK_N<1..0> NO_TEST+1
95 93	IN	FB_A1_WCLK_P<1..0> NO_TEST+1
95 93	IN	FB_A0_EDC<3..0> NO_TEST+1
95 93	IN	FB_A1_EDC<3..0> NO_TEST+1
95 93	IN	FB_A0_DBI_L<3..0> NO_TEST+1
95 93	IN	FB_A1_DBI_L<3..0> NO_TEST+1
95 93	IN	FB_A0_ABI_L NO_TEST+1
95 93	IN	FB_A1_ABI_L NO_TEST+1
95 93	IN	FB_A0_CLK_N NO_TEST+1
95 93	IN	FB_A0_CLK_P NO_TEST+1
95 93	IN	FB_A1_CLK_N NO_TEST+1
95 93	IN	FB_A1_CLK_P NO_TEST+1
95 93	IN	FB_A0_RAS_L NO_TEST+1
95 93	IN	FB_A1_RAS_L NO_TEST+1
95 93	IN	FB_A0_CAS_L NO_TEST+1
95 93	IN	FB_A1_CAS_L NO_TEST+1
95 93	IN	FB_A0_CS_L NO_TEST+1
95 93	IN	FB_B0_CLK_N NO_TEST+1
95 93	IN	FB_B0_DQ<31..0> NO_TEST+1
95 93	IN	FB_B1_DQ<31..0> NO_TEST+1
95 93	IN	FB_B0_A<8..0> NO_TEST+1
95 93	IN	FB_B1_A<8..0> NO_TEST+1
95 93	IN	FB_B0_WCLK_N<1..0> NO_TEST+1
95 93	IN	FB_B0_WCLK_P<1..0> NO_TEST+1
95 93	IN	FB_B1_WCLK_N<1..0> NO_TEST+1
95 93	IN	FB_B1_WCLK_P<1..0> NO_TEST+1
95 93	IN	FB_B0_EDC<3..0> NO_TEST+1
95 93	IN	FB_B1_EDC<3..0> NO_TEST+1
95 93	IN	FB_B0_DBI_L<3..0> NO_TEST+1
95 93	IN	FB_B1_DBI_L<3..0> NO_TEST+1
95 93	IN	FB_B0_ABI_L NO_TEST+1
95 93	IN	FB_B1_ABI_L NO_TEST+1

CPU/PCH CLK		
12 6	IN	CPU_CLK24M_NSSC_CLK_N NO_TEST+1
12 6	IN	CPU_CLK24M_NSSC_CLK_P NO_TEST+1
12 6	IN	CPU_CLK100M_PCIBCLK_N NO_TEST+1
12 6	IN	CPU_CLK100M_PCIBCLK_P NO_TEST+1
12 6	IN	CPU_CLK100M_BCLK_N NO_TEST+1
12 6	IN	CPU_CLK100M_BCLK_P NO_TEST+1
87 14	IN	PCIE_CLK100M_SSD_N NO_TEST+1
87 14	IN	PCIE_CLK100M_SSD_P NO_TEST+1
87 77	IN	PCIE_CLK100M_SSD_LB_N NO_TEST+1
87 77	IN	PCIE_CLK100M_SSD_LB_P NO_TEST+1
115 18 14	IN	NC_ITPDXP_CLK100MN NO_TEST+1
115 18 14	IN	NC_ITPDXP_CLK100MP NO_TEST+1
35 14	IN	PCIE_CLK100M_AP_P NO_TEST+1
35 14	IN	PCIE_CLK100M_AP_N NO_TEST+1
MUX		
89 5	IN	DP_INT_IG_ML_N<3..0> NO_TEST+1
89 5	IN	DP_INT_IG_ML_P<3..0> NO_TEST+1
89 5	IN	DP_INT_IG_AUX_N NO_TEST+1
89 5	IN	DP_INT_IG_AUX_P NO_TEST+1
89 5	IN	DP_INT_EG_ML_N<3..0> NO_TEST+1
89 5	IN	DP_INT_EG_ML_P<3..0> NO_TEST+1
89 5	IN	DP_INT_EG_AUX_N NO_TEST+1
89 5	IN	DP_INT_EG_AUX_P NO_TEST+1
DP MUX CRYSTAL		
89	IN	DPMUX_UC_XTAL NO_TEST+1
89	IN	DPMUX_UC_EXTAL NO_TEST+1
89	IN	DPMUX_UC_EXTAL_R NO_TEST+1
89	IN	DPMUX_UC_XTAL_R NO_TEST+1


XTAL		
19	IN	GPU_XTAL_PU_OR_CAP NO_TEST+1
19	IN	NC_PCH_CLK24M_XTALOUT NO_TEST+1
19	IN	SYSCLK_CLK24M_X2 NO_TEST+1
19	IN	SYSCLK_CLK24M_X2_R NO_TEST+1
19	IN	SYSCLK_CLK24M_X1 NO_TEST+1
NAND		
85 85	IN	SSD_NAND_FA_DQ0 NO_TEST+1
85 85	IN	SSD_NAND_FA_DQ1 NO_TEST+1
85 85	IN	SSD_NAND_FA_DQ2 NO_TEST+1
85 85	IN	SSD_NAND_FA_DQ3 NO_TEST+1
85 85	IN	SSD_NAND_FA_DQ4 NO_TEST+1
85 85	IN	SSD_NAND_FA_DQ5 NO_TEST+1
85 85	IN	SSD_NAND_FA_DQ6 NO_TEST+1
85 85	IN	SSD_NAND_FA_DQ7 NO_TEST+1
85 85	IN	SSD_NAND_FA_DQS_N NO_TEST+1
85 85	IN	SSD_NAND_FA_DQS_P NO_TEST+1
85 85	IN	SSD_NAND_FB_DQ0 NO_TEST+1
85 85	IN	SSD_NAND_FB_DQ1 NO_TEST+1
85 85	IN	SSD_NAND_FB_DQ2 NO_TEST+1
85 85	IN	SSD_NAND_FB_DQ3 NO_TEST+1
85 85	IN	SSD_NAND_FB_DQ4 NO_TEST+1
85 85	IN	SSD_NAND_FB_DQ5 NO_TEST+1
85 85	IN	SSD_NAND_FB_DQ6 NO_TEST+1
85 85	IN	SSD_NAND_FB_DQ7 NO_TEST+1
85 85	IN	SSD_NAND_FB_DQS_N NO_TEST+1
85 85	IN	SSD_NAND_FB_DQS_P NO_TEST+1
85 85	IN	SSD_NAND_FC_DQ0 NO_TEST+1
85 85	IN	SSD_NAND_FC_DQ1 NO_TEST+1
85 85	IN	SSD_NAND_FC_DQ2 NO_TEST+1
85 85	IN	SSD_NAND_FC_DQ3 NO_TEST+1
85 85	IN	SSD_NAND_FC_DQ4 NO_TEST+1
85 85	IN	SSD_NAND_FC_DQ5 NO_TEST+1
85 85	IN	SSD_NAND_FC_DQ6 NO_TEST+1
85 85	IN	SSD_NAND_FC_DQ7 NO_TEST+1
85 85	IN	SSD_NAND_FC_DQS_N NO_TEST+1
85 85	IN	SSD_NAND_FC_DQS_P NO_TEST+1
85 85	IN	SSD_NAND_FD_DQ0 NO_TEST+1
85 85	IN	SSD_NAND_FD_DQ1 NO_TEST+1
85 85	IN	SSD_NAND_FD_DQ2 NO_TEST+1
85 85	IN	SSD_NAND_FD_DQ3 NO_TEST+1
85 85	IN	SSD_NAND_FD_DQ4 NO_TEST+1
85 85	IN	SSD_NAND_FD_DQ5 NO_TEST+1
85 85	IN	SSD_NAND_FD_DQ6 NO_TEST+1
85 85	IN	SSD_NAND_FD_DQ7 NO_TEST+1
85 85	IN	SSD_NAND_FD_DQS_N NO_TEST+1
85 85	IN	SSD_NAND_FD_DQS_P NO_TEST+1
85 85	IN	SSD_NAND_FE_DQ0 NO_TEST+1
85 85	IN	SSD_NAND_FE_DQ1 NO_TEST+1
85 85	IN	SSD_NAND_FE_DQ2 NO_TEST+1
85 85	IN	SSD_NAND_FE_DQ3 NO_TEST+1
85 85	IN	SSD_NAND_FE_DQ4 NO_TEST+1
85 85	IN	SSD_NAND_FE_DQ5 NO_TEST+1
85 85	IN	SSD_NAND_FE_DQ6 NO_TEST+1
85 85	IN	SSD_NAND_FE_DQ7 NO_TEST+1
85 85	IN	SSD_NAND_FE_DQS_N NO_TEST+1
85 85	IN	SSD_NAND_FE_DQS_P NO_TEST+1
85 85	IN	SSD_NAND_FF_DQ0 NO_TEST+1
85 85	IN	SSD_NAND_FF_DQ1 NO_TEST+1
85 85	IN	SSD_NAND_FF_DQ2 NO_TEST+1
85 85	IN	SSD_NAND_FF_DQ3 NO_TEST+1
85 85	IN	SSD_NAND_FF_DQ4 NO_TEST+1
85 85	IN	SSD_NAND_FF_DQ5 NO_TEST+1
85 85	IN	SSD_NAND_FF_DQ6 NO_TEST+1
85 85	IN	SSD_NAND_FF_DQ7 NO_TEST+1
85 85	IN	SSD_NAND_FF_DQS_N NO_TEST+1
85 85	IN	SSD_NAND_FF_DQS_P NO_TEST+1
WIFI		
36	IN	50_0_ANT NO_TEST+1
36	IN	50_1_ANT NO_TEST+1
36	IN	50_2_ANT NO_TEST+1
36	IN	50_0_COM NO_TEST+1
36	IN	50_1_COM NO_TEST+1
36	IN	50_2_COM NO_TEST+1
36	IN	50_A_0_DIPLEXER NO_TEST+1
36	IN	50_A_0_MATCH NO_TEST+1
36	IN	50_G_0_DIPLEXER NO_TEST+1
36	IN	50_G_0_MATCH NO_TEST+1
36	IN	50_A_1_DIPLEXER NO_TEST+1
36	IN	50_A_1_MATCH NO_TEST+1
36	IN	50_G_1_DIPLEXER NO_TEST+1
36	IN	50_G_1_MATCH NO_TEST+1
36	IN	50_A_2_DIPLEXER NO_TEST+1
36	IN	50_A_2_MATCH NO_TEST+1
36	IN	50_G_2_DIPLEXER NO_TEST+1
36	IN	50_G_2_MATCH NO_TEST+1
USB-C T		
106 101	IN	USBC_TA_D2R_P<2..1> NO_TEST+1
106 101	IN	USBC_TA_D2R_N<2..1> NO_TEST+1
106 101	IN	USBC_TA_R2D_C_P<2..1> NO_TEST+1
106 101	IN	USBC_TA_R2D_C_N<2..1> NO_TEST+1
104 101	IN	DP_TA_AUXCH_P NO_TEST+1
104 101	IN	DP_TA_AUXCH_N NO_TEST+1
101	IN	DP_TA_AUXCH_C_P NO_TEST+1
101	IN	DP_TA_AUXCH_C_N NO_TEST+1
106 101	IN	USBC_TB_D2R_P<2..1> NO_TEST+1
106 101	IN	USBC_TB_D2R_N<2..1> NO_TEST+1
106 101	IN	USBC_TB_R2D_C_P<2..1> NO_TEST+1
106 101	IN	USBC_TB_R2D_C_N<2..1> NO_TEST+1
104 101	IN	DP_TB_AUXCH_P NO_TEST+1
104 101	IN	DP_TB_AUXCH_N NO_TEST+1
101	IN	DP_TB_AUXCH_C_P NO_TEST+1
101	IN	DP_TB_AUXCH_C_N NO_TEST+1
85 83	IN	SSD_NAND_FH_DQ4 NO_TEST+1
85 83	IN	SSD_NAND_FH_DQ0 NO_TEST+1
85 83	IN	SSD_NAND_FH_DQS_P NO_TEST+1
85 83	IN	SSD_NAND_FH_DQ5 NO_TEST+1
85 83	IN	SSD_NAND_FH_DQ6 NO_TEST+1
85 83	IN	SSD_NAND_FH_DQ7 NO_TEST+1
85 83	IN	SSD_NAND_FH_DQS_N NO_TEST+1
85 83	IN	SSD_NAND_FH_DQ3 NO_TEST+1

ENGINE: MUTE+V341\_560000

DATE: 2024-04-14 10:16

PAGE TITLE

ICT & FCT 1

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT



OTHER TEST POINTS / NC

NC with No Testpoint Property			
13	NC CLINK CLK	1 TRUE	NC CLINK_CLK
13	NC CLINK DATA	1 TRUE	NC_CLINK_DATA
13	NC CLINK RESET_L	1 TRUE	NC_CLINK_RESET_L
113 18 12	NC ITPXDP_CLK100MN	1 TRUE	NC_ITPXDP_CLK100MN
113 18 12	NC ITPXDP_CLK100MP	4 TRUE	NC_ITPXDP_CLK100MP
13	NC_HDA_SDIN1	1 TRUE	NC_HDA_SDIN1
144	1 NC_SPI_SMC_MOSI		48
145	1 NC_SPI_SMC_MISO		48
146	1 NC_SPI_SMC_CS_L		48
147	1 NC_SPI_SMC_CLK		48
149	NC_PCH_CLK32K_RTCX2		20

FAN Test Points			
125	TRIP	FAN_LT_PWM	43 56 114
126	TRIP	FAN_LT_TACH	43 56 114
127	TRIP	PP5V_S0	38 110 115
128	TRIP	FAN_RT_PWM	43 56 114
129	TRIP	FAN_RT_TACH	43 56 114
130	TRIP	PP5V_S0	38 110 115

XDP Test-Points			
152	TRIP	XDP_CPU_TCK	6 18
153	TRIP	XDP_PCH_TCK	13 18
154	TRIP	XDP_CPU_TDI	6 18
155	TRIP	XDP_CPU_TDO	6 18
156	TRIP	XDP_CPU_TRST_L	6 13 18
157	TRIP	XDP_CPU_TMS	6 18
158	TRIP	XDP_PCH_TMS	13 18
159	TRIP	XDP_PCH_TDI	13 18
160	TRIP	XDP_PCH_TDO	13 18
161	TRIP	XDP_CPU_FREQ_L	6 13 18
162	TRIP	XDP_CPU_PRDY_L	6 13 18
163	TRIP	PM_RSMRST_L	12 18 46 73
164	TRIP	PM_PCH_PWROK	12 70
165	TRIP	PM_SYSRST_L	12 18 46
166	TRIP	CPU_CFG<3>	6 18


CPU (Refer to CPU pages)	
CPU_DC_B2_C1	TP0501
CPU_DC_B38_C38	TP0502
CPU_DC_BR2_BR1	TP0503
CPU_DC_C1_B2	TP0504
CPU_DC_C38_B38	TP0505
CPU_DC_BR1_BR2	TP0610
CPU_DC_BR38_BT36	TP0900
CPU_DC_BT36_BR38	TP0901


PCH (Refer to PCH pages)	
XDP_PCH_OBSDATA_A0	TP1883
XDP_PCH_OBSDATA_A1	TP1884
XDP_PCH_OBSDATA_A2	TP1870
XDP_PCH_OBSDATA_A3	TP1871
XDP_PCH_OBSDATA_B0	TP1872
XDP_PCH_OBSDATA_B1	TP1885
XDP_PCH_OBSDATA_B2	TP1886
XDP_PCH_OBSDATA_B3	TP1887
XDP_PCH_OBSDATA_D0	TP1877
XDP_PCH_OBSDATA_D1	TP1878
XDP_PCH_OBSDATA_D2	TP1879
XDP_PCH_OBSDATA_D3	TP1880
XDP_PCH_OBSFN_C0	TP1882
XDP_BPM_L<0>	TP1800
XDP_BPM_L<1>	TP1801
XDP_BPM_L<2>	TP1802
XDP_BPM_L<3>	TP1803
NC_USB_EXT_A_OC_L	TP1873
NC_USB_EXT_B_OC_L	TP1874
NC_USB_EXT_C_OC_L	TP1875
NC_USB_EXT_D_OC_L	TP1876

TPs on BOTTOM to check USB-C Installation			
167	USBC_XA_SBU1	FUNC_TEST=TRUE	30 32
168	USBC_XB_SBU1	FUNC_TEST=TRUE	31 32
169	USBC_XA_SBU2	FUNC_TEST=TRUE	30 32
170	USBC_XB_SBU2	FUNC_TEST=TRUE	31 32
171	USBC_TA_SBU1	FUNC_TEST=TRUE	104 106
172	USBC_TB_SBU1	FUNC_TEST=TRUE	105 106
173	USBC_TA_SBU2	FUNC_TEST=TRUE	104 106
174	USBC_TB_SBU2	FUNC_TEST=TRUE	105 106
175	PP20V_USBC_XA_VBUS_CONN	FUNC_TEST=TRUE	32 114 116
176	PP20V_USBC_XB_VBUS_CONN	FUNC_TEST=TRUE	32 114 116
177	PP20V_USBC_TA_VBUS_CONN	FUNC_TEST=TRUE	106 114 116
178	PP20V_USBC_TB_VBUS_CONN	FUNC_TEST=TRUE	106 114 116

TPs to check LifeBoat Installation			
179	PP3V3_S5_POLARIS	FUNC_TEST=TRUE	84 87
180	PP3V3_S5	FUNC_TEST=TRUE	110
181	SSD_PWR_EN	FUNC_TEST=TRUE	14 87 114
182	SSD_PWR_LB_EN	FUNC_TEST=TRUE	84 87
183	SSD_BOOT_L	FUNC_TEST=TRUE	15 87 114
184	SSD_BOOT_LB_L	FUNC_TEST=TRUE	77 87 114
185	SSD_RESET_L	FUNC_TEST=TRUE	14 20 87 114
186	SSD_RESET_LB_L	FUNC_TEST=TRUE	77 87
187	SSD_CLKREQ_L	FUNC_TEST=TRUE	20 87
188	SSD_CLKREQ_LB_L	FUNC_TEST=TRUE	77 87







PAGE TITLE			
Desense Caps			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00789		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		PROTO1A
	BRANCH		dvt-fab10
	PAGE		128 OF 145
	SHEET		117 OF 121

BOM\_COST\_GROUP=WIRELESS

8		7		6		5		4		3		2		1																	
8		7		6		5		4		3		2		1																	

D																D	
C																C	
B																B	
A																A	

SYNC_MASTER=X363_ZIFENGSHEN										SYNC_DATE=06/02/2016									
PAGE TITLE																			
Project Specific Constraints																			
 Apple Inc.										DRAWING NUMBER					SIZE				
										051-00789					D				
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED										REVISION									
										PROTO1A									
										BRANCH									
										dvt-fab10									
										PAGE									
										130 OF 145									
										SHEET									
										118 OF 121									

SYNC_MASTER=X363_ZIFENGSHEN										SYNC_DATE=06/02/2016																																																	
PAGE TITLE																				Project Specific Constraints																																							
										Apple Inc.										DRAWING NUMBER										SIZE																													
																				051-00789										D																													
<b>NOTICE OF PROPRIETARY PROPERTY:</b>  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED																				REVISION																				PROT01A																			
																				BRANCH																				dvt-fab10																			
																				PAGE																				130 OF 145																			
																				SHEET																				118 OF 121																			

8		7		6		5		4		3		2		1																
D	BOM Variants																													
	BOM Variants, Power/Socket Configs																													
	<table><tr><th>BOM NUMBER</th><th>BOM NAME</th><th>BOM OPTIONS</th></tr><tr><td>639-01966</td><td>PCBA,MLB,NONE,SM-16,FB4-SM,S256,X363</td><td>BASE_BOM,DEVEL_BOM,RAM_16G,SAMSUNG_2113,4GB_SM_BAFFIN,SSD_CONFIG:256GB</td></tr><tr><td>639-01967</td><td>PCBA,MLB,SKT,VDDC,SM-16,FB4-SM,S256,X363</td><td>BASE_BOM,DEVEL_BOM,STANDSTY1VDDC,RAM_16G,SAMSUNG_2113,4GB_SM_BAFFIN,SSD_CONFIG:256GB</td></tr><tr><td>639-01968</td><td>PCBA,MLB,SKT,MVDD,SM-16,FB4-SM,S256,X363</td><td>BASE_BOM,DEVEL_BOM,STANDSTY1VDDCT,MVDD,RAM_16G,SAMSUNG_2113,4GB_SM_BAFFIN,SSD_CONFIG:256GB</td></tr><tr><td>639-01969</td><td>PCBA,MLB,SKT,CPU,SM-16,FB4-SM,S256,X363</td><td>BASE_BOM,DEVEL_BOM,CPU,BGL:SOCKET,RAM_16G,SAMSUNG_2113,4GB_SM_BAFFIN,SSD_CONFIG:256GB</td></tr></table>															BOM NUMBER	BOM NAME	BOM OPTIONS	639-01966	PCBA,MLB,NONE,SM-16,FB4-SM,S256,X363	BASE_BOM,DEVEL_BOM,RAM_16G,SAMSUNG_2113,4GB_SM_BAFFIN,SSD_CONFIG:256GB	639-01967	PCBA,MLB,SKT,VDDC,SM-16,FB4-SM,S256,X363	BASE_BOM,DEVEL_BOM,STANDSTY1VDDC,RAM_16G,SAMSUNG_2113,4GB_SM_BAFFIN,SSD_CONFIG:256GB	639-01968	PCBA,MLB,SKT,MVDD,SM-16,FB4-SM,S256,X363	BASE_BOM,DEVEL_BOM,STANDSTY1VDDCT,MVDD,RAM_16G,SAMSUNG_2113,4GB_SM_BAFFIN,SSD_CONFIG:256GB	639-01969	PCBA,MLB,SKT,CPU,SM-16,FB4-SM,S256,X363	BASE_BOM,DEVEL_BOM,CPU,BGL:SOCKET,RAM_16G,SAMSUNG_2113,4GB_SM_BAFFIN,SSD_CONFIG:256GB
	BOM NUMBER	BOM NAME	BOM OPTIONS																											
	639-01966	PCBA,MLB,NONE,SM-16,FB4-SM,S256,X363	BASE_BOM,DEVEL_BOM,RAM_16G,SAMSUNG_2113,4GB_SM_BAFFIN,SSD_CONFIG:256GB																											
639-01967	PCBA,MLB,SKT,VDDC,SM-16,FB4-SM,S256,X363	BASE_BOM,DEVEL_BOM,STANDSTY1VDDC,RAM_16G,SAMSUNG_2113,4GB_SM_BAFFIN,SSD_CONFIG:256GB																												
639-01968	PCBA,MLB,SKT,MVDD,SM-16,FB4-SM,S256,X363	BASE_BOM,DEVEL_BOM,STANDSTY1VDDCT,MVDD,RAM_16G,SAMSUNG_2113,4GB_SM_BAFFIN,SSD_CONFIG:256GB																												
639-01969	PCBA,MLB,SKT,CPU,SM-16,FB4-SM,S256,X363	BASE_BOM,DEVEL_BOM,CPU,BGL:SOCKET,RAM_16G,SAMSUNG_2113,4GB_SM_BAFFIN,SSD_CONFIG:256GB																												
C																														
B																														
A																														
8		7		6		5		4		3		2		1																

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-00789

REVISION

PROTO1A

BRANCH

dvt-fab10

PAGE

141 OF 145

SHEET

119 OF 121

639 BOM Configuration

SYNC\_MASTER=J80\_MLB


SYNC\_DATE=07/23/2015

SYNC\_MASTER=J80\_MLB

SYNC\_DATE=07/23/2015

PAGE TITLE

639 BOM Configuration



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-00789

REVISION

PROT01A

BRANCH

dvt-fab10

PAGE

141 OF 145

SHEET

119 OF 121

SIZE

D



Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
740S0144	740S0118		ALL	
740S00003	740S0135		ALL	
376S1089	376S1128		ALL	
376S1080	376S0820		ALL	
376S00086	376S0761		ALL	
376S00074	376S0855		ALL	
376S00014	376S0761		ALL	
372S0186	372S0185		ALL	
371S0713	371S0558		ALL	
311S00060	311S0273		ALL	
311S00004	311S0370		ALL	
155S0914	155S0897		ALL	
155S0694	155S0387		ALL	
155S0660	155S0513		ALL	
155S00154	155S0398		ALL	
155S00007	155S0667		ALL	
138S0863	138S0853		ALL	
138S0775	138S0860		ALL	
138S0703	138S0648		ALL	
132S00064	132S0409		ALL	
128S0325	128S0397		ALL	
128S00029	128S00007		ALL	
128S00026	128S00011		ALL	
128S00070	128S00007		ALL	
128S00009	128S00007		ALL	
107S0249	107S0251		ALL	
107S00071	107S00053		ALL	
107S00070	107S0085		ALL	
107S00033	107S00034		ALL	
107S00015	107S00011		ALL	
376S1106	376S0678		ALL	Fairchild alt to Vishay
138S0738	138S1101		ALL	Samsung alt to Murata
138S0846	138S0811		ALL	Samsung alt to Murata
376S1053	376S0604		ALL	Diodes alt to Fairchild
152S00359	152S00253		ALL	Chillisin alt to Cyttec
740S00027	740S0159		ALL	Bourns alt to Little Fuse
371S0704	371S00077		ALL	NXP alt to Diodes
138S00032	138S0831		ALL	
138S00049	138S0831		ALL	

998-04070	998-04071		OFF	Hynix alt to SS
128S00010	128S00011		ALL	
128S00031	128S00011		ALL	
138S00084	138S00060		ALL	
155S00155	155S0441		OFF	
155S00190	155S0897		ALL	
353S00107	353S3239		ALL	
353S00525	353S4471		ALL	
376S1193	376S00037		OFF	
740S00028	740S0118		ALL	
152S00369	152S00268		ALL	Cyttec w/ NEC
128S0296	128S0487		ALL	NEC w/ pana
128S00012	128S0487		ALL	NEC w/ Rohm
155S00189	155S0275		ALL	Murata w/ Taiyo
155S00018	155S0664		ALL	Murata w/ Taiyo
152S00388	152S00182		ALL	
107S0240	107S0255		ALL	
128S00062	128S00067		ALL	NEC for Panasonic
138S0660	138S0684		ALL	
155S00204	155S0731		ALL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
311S0271	311S00008		ALL	NXP w/ Diodes
197S00046	197S00036		ALL	Epson w/ TXC
197S00047	197S00036		ALL	Kyocera w/ TXC
197S00048	197S00036		ALL	Murata w/ TXC
197S00053	197S00050		ALL	Kyocera w/ TXC
197S00054	197S00050		ALL	NDK w/ TXC
197S00055	197S00050		ALL	Murata w/ TXC
311S0596	311S0593		ALL	NXP w/ Diodes
107S0276	107S00020		ALL	Cyttec w/ TFT
107S00021	107S0284		ALL	TFT w/ Yageo
132S00012	132S0401		ALL	Taiyo w/ Murata&TDK
152S00343	152S1682		ALL	NXP w/ Diodes
107S00087	107S00029		ALL	TFT w/ Yageo
128S00057	128S00018		ALL	NEC w/ Vishay
128S00058	128S00018		ALL	NEC w/ Rohm
128S0364	128S0264		ALL	Kemet w/ Panasonic
138S0641	138S0700		ALL	Murata w/ SS&Taiyo
138S0739	138S0706		ALL	NEC w/ Vishay
138S0945	138S0706		ALL	NEC w/ Rohm
152S00358	152S00208		ALL	Murata w/ Chillisin
152S00389	152S00241		OFF	Cyttec w/ Vishay
152S00390	152S00265		OFF	Cyttec w/ Vishay
152S00400	152S1872		ALL	Murata w/ Cyttec
152S1872	152S00361		ALL	Murata w/ Cynotec
155S00034	155S0706		ALL	Taiyo w/ Murata

371S00082	371S00046		ALL	On-Semi w/ Diodes
376S00146	376S1061		ALL	NXP w/ Diodes
353S00711	353S2073		ALL	On Semi w/ TI

740S00019	740S00007		ALL	Bourns w/ Polytronics
155S00189	155S0342		ALL	Murata w/ Taiyo
132S0438	132S0428		ALL	Murata w/ Taiyo&TDK
138S0714	138S0713		ALL	Murata w/ Samsung
138S0715	138S0732		ALL	Murata w/ Samsung
107S00086	107S00056		ALL	TFT w/ Cyttec
138S0875	138S0678		ALL	Taiyo w/ Mur&SS
138S0786	138S0705		ALL	Murata w/ Samsung
155S0382	155S0659		ALL	Murata w/ TDK
152S2052	152S1954		ALL	Taiyo w/ Cyttec
152S2015	152S1958		ALL	Taiyo w/ Cyttec
128S00055	128S00002		ALL	Kemet w/ Panasonic
138S0748	138S0751		ALL	Murata w/ SS
138S00102	138S0773		ALL	Murata w/ Taiyo
138S0789	138S0941		ALL	Murata w/ SS
107S00101	107S00005		ALL	Cyttec w/ Yageo
107S00102	107S00017		ALL	Cyttec w/ Yageo
107S00100	107S00057		ALL	Cyttec w/ TFT
107S00103	107S00058		ALL	Cyttec w/ Yageo
107S00104	107S00061		ALL	Cyttec w/ Yageo
107S00105	107S00062		ALL	Cyttec w/ Yageo
152S00403	152S00322		ALL	Murata w/ Chillisin
353S00852	353S4262		ALL	TI w/ OnSemi

138S00104	138S0978		ALL	
128S00069	128S00067		ALL	Rohm for Panasonic
138S0759	138S0762		ALL	
377S00077	377S0183		ALL	
152S00363	152S00048		ALL	
138S00111	138S00036		ALL	
138S00097	138S0750		ALL	
155S00203	155S0894		ALL	
116S00006	116S0175		ALL	
311S00104	311S00091		ALL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
311S00013	311S0508		ALL	Part will be stuffed in production
311S00118	311S0489		ALL	
311S00072	311S0657		ALL	
311S00090	311S00028		ALL	
353S00750	353S00877		ALL	
353S00878	353S00599		ALL	
311S00105	311S0233		ALL	
353S00880	353S3452		ALL	
311S00007	311S0426		ALL	
128S0445	128S0392		ALL	
152S00415	152S00140		ALL	
128S0436	128S0392		ALL	
343S00135	343S00136		ALL	T208
343S00137	343S00136		ALL	T208
343S00138	343S00136		ALL	T208
138S00105	138S00037		ALL	
152S00434	152S1829		ALL	
353S3527	353S3528		ALL	
353S3526	353S3528		ALL	
353S00135	353S00034		ALL	
353S2220	353S00034		ALL	
353S00769	353S4398		ALL	
353S00879	353S00754		ALL	
104S00012	155S0398		ALL	
353S4342	353S00854		ALL	
152S00543	152S00484		ALL	
371S00089	371S00085		ALL	
107S00111	107S00110		ALL	
335S00213	335S0988		ALL	
311S0437	311S00112		ALL	
377S0178	377S00031		ALL	
371S00091	371S00083		ALL	
197S00069	197S00068		ALL	
138S0698	138S00113		ALL	
152S00461	152S00112		ALL	
371S00074	371S0602		ALL	
197S00082	197S00081		ALL	
353S00991	353S00920		ALL	
131S00134	131S00041		ALL	

PAGE TITLE		DRAWING NUMBER		SIZE
Alternates BOM Table		051-00789		D
Apple Inc.		REVISION		PROTO1A
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		dvt-fab10
		PAGE		145 OF 145
		SHEET		121 OF 121